

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40



SFF-TA-1039

Specification for

PCIe FPP Hardware and Electrical Specifications

Rev 0.0.2 May 1, 2025

SECRETARIAT: SFF TWG

This specification is made available for public review at <https://www.snia.org/sff/specifications>. Comments may be submitted at <https://www.snia.org/feedback>. Comments received will be considered for inclusion in future revisions of this specification.

This document has been released by SNIA. The SFF TWG believes that the ideas, methodologies, and technologies described in this document are technically accurate and are appropriate for widespread distribution.

The description of the connector in this specification does not assure that the specific component is available from connector suppliers. If such a connector is supplied, it should comply with this specification to achieve interoperability between suppliers.

ABSTRACT: This specification defines the contact pads, the electrical, power supply, ESD and thermal characteristics of the PCIe front panel pluggable (FPP) 4x, 8x, and 16x module or cable plug addressing compute and AI scale-up networks. This document provides a common specification for systems manufacturers, system integrators, and suppliers of modules.

POINTS OF CONTACT:

SNIA Technical Council Managing Director
Email: TCMD@snia.org

Chairman SFF TWG
Email: SFF-Chair@snia.org

EDITORS:

Ali Ghiasi, Molex, LLC

INTELLECTUAL PROPERTY

The user's attention is called to the possibility that implementation of this specification may require the use of an invention covered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims or of any patent rights in connection therewith.

This specification is considered SNIA Architecture and is covered by the SNIA IP Policy and as a result goes through a request for disclosure when it is published.

The SNIA IP Review Process is still in progress and is completing on xxx xx, xxxx. If IP disclosures that affect this specification are made during this process, this specification may be withdrawn.

Additional information can be found at the following locations:

- Results of IP Disclosures: <https://www.snia.org/sffdisclosures>
- SNIA IP Policy: <https://www.snia.org/ippolicy>

COPYRIGHT

SNIA hereby grants permission for individuals to use this document for personal use only, and for corporations and other business entities to use this document for internal use only (including internal copying, distribution, and display) provided that:

1. Any text, diagram, chart, table or definition reproduced shall be reproduced in its entirety with no alteration, and,
2. Any document, printed or electronic, in which material from this document (or any portion hereof) is reproduced shall acknowledge the SNIA copyright on that material, and shall credit SNIA for granting permission for its reuse.

Other than as explicitly provided above, there may be no commercial use of this document, or sale of any part, or this entire document, or distribution of this document to third parties. All rights not explicitly granted are expressly reserved to SNIA.

Permission to use this document for purposes other than those enumerated (Exception) above may be requested by e-mailing copyright_request@snia.org. Please include the identity of the requesting individual and/or company and a brief description of the purpose, nature, and scope of the requested use. Permission for the Exception shall not be unreasonably withheld. It can be assumed permission is granted if the Exception request is not acknowledged within ten (10) business days of SNIA's receipt. Any denial of permission for the Exception shall include an explanation of such refusal.

DISCLAIMER

The information contained in this publication is subject to change without notice. SNIA makes no warranty of any kind with regard to this specification, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. SNIA shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this specification.

Suggestions for revisions should be directed to <https://www.snia.org/feedback/>.

1 **FOREWORD**

2 The development work on this specification was done by the PCI-SIG, an industry group and given to the SNIA SFF
3 TWG, an industry group. Since its formation as the SFF Committee in August 1990, as well as since SFF's transition
4 to SNIA in 2016, the membership has included a mix of companies which are leaders across the industry.

5
6 For those who wish to participate in the activities of the SFF TA TWG, the signup for membership can be found at
7 <https://www.snia.org/join>.

8
9 **REVISION HISTORY**

10 Rev 0.0.1 - March 28, 2025 Initial release
11 Rev 0.0.2 - May 1, 2025 2nd release incorporating comments informally

12
13
14
15
16
17
18
19
20
21
22
23
24

CONTENTS

1

2 1. SCOPE..... 6

3 2. REFERENCES AND CONVENTIONS..... 6

4 2.1 INDUSTRY DOCUMENTS..... 6

5 2.2 SOURCES..... 7

6 2.3 CONVENTIONS..... 8

7 3. KEYWORDS, ACRONYMS, AND DEFINITIONS 9

8 3.1 KEYWORDS 9

9 3.2 ACRONYMS AND ABBREVIATIONS 9

10 3.3 DEFINITIONS 11

11 4. GENERAL DESCRIPTION..... 13

12 4.1 CONFIGURATION OVERVIEW/DESCRIPTIONS 13

13 5. COMPLIANCE BOARDS AND REFERENCE POINTS..... 14

14 6. ELECTRICAL SPECIFICATION 16

15 6.1 ELECTRICAL CONNECTOR 16

16 6.1.1 *x4 Connector and Pad Definition*..... 16

17 6.1.2 *PCIe x4 Example Circuits (Under construction)* 18

18 6.1.3 *X8 Connector and Pad Definition* 19

19 6.1.4 *PCIe x8 Example Circuits (Under construction)* 21

20 6.1.5 *x16 Connector and Pad Definition*..... 21

21 6.1.6 *PCIe x16 Example Circuits (Under construction)* 25

22 6.2 FLEXIOS..... 26

23 6.3 LOW SPEED SIGNAL DESCRIPTIONS 26

24 6.3.1 *IntLs*..... 26

25 6.3.2 *PRPE* 27

26 6.3.3 *PERST#* 27

27 6.3.4 *ResetLs* 27

28 6.3.5 *SCL/SDA*..... 27

29 6.3.6 *2WCL/2WDA* 27

30 6.4 LOW SPEED SIGNAL ELECTRICAL SPECIFICATIONS..... 28

31 6.4.1 *Low Speed Signaling*..... 28

32 6.5 MANAGEMENT INTERFACE..... 30

33 6.5.1 *Management Interface Timing Specification* 30

34 6.5.2 *TWI(I2C) Bus Pull Up Resistor*..... 31

35 6.5.3 *Timing for soft control and status functions* 32

36 6.6 HIGH SPEED ELECTRICAL SPECIFICATION 35

37 6.6.1 *Receive PER(n)(p/n)*..... 35

38 6.6.2 *Transmit PET(n)(p/n)*..... 35

39 6.7 POWER REQUIREMENTS 36

40 6.7.1 *Power Classes and Maximum Power Consumption* 36

41 6.7.2 *Host Board Power Supply Filtering*..... 37

42 6.7.3 *Module Power Supply Specification* 37

43 6.7.4 *Host Board Power Supply Noise Output*..... 40

44 6.7.5 *Module Power Supply Noise Output* 41

45 6.7.6 *Module Power Supply Noise Tolerance*..... 41

46 6.7.7 *Module Power Supply Noise Tolerance with Commercial Injector Probe* 43

47 6.8 CLOCKING CONSIDERATIONS 45

48 6.8.1 *Data Path Description* 45

49 6.8.2 *Tx Clocking Considerations*..... 45

1 6.8.3 Rx Clocking Considerations 45

2 6.9 ESD 45

FIGURES

6 FIGURE 1 PLUG AND RECEPTACLE DEFINITION 11

7 FIGURE 2 WIPE FOR A CONTINUOUS CONTACT 12

8 FIGURE 3: APPLICATION REFERENCE MODEL 13

9 FIGURE 4: REFERENCE POINTS AND COMPLIANCE BOARDS..... 14

10 FIGURE 5: PCIe FPP x4 MODULE/CABLE PADS..... 17

11 FIGURE 6: PCIe FPP x8 MODULE/CABLE PADS..... 19

12 FIGURE 7: PCIe FPP x16 MODULE/CABLE PADS..... 22

13 FIGURE 8: INTLS OPERATION 26

14 FIGURE 9: RESTLS OPERATION 27

15 FIGURE 10: TWI TIMING DIAGRAM 30

16 FIGURE 11: SDA/SCL OPTIONS FOR PULL-UP RESISTOR, BUS CAPACITANCE AND RISE/FALL TIMES..... 31

17 FIGURE 12: TWI PULL UP RESISTOR AS FUNCTION OF TOTAL BUS CAPACITANCE 31

18 FIGURE 13: REFERENCE POWER SUPPLY FILTER FOR MODULE TESTING 37

19 FIGURE 14: INSTANTANEOUS AND SUSTAINED PEAK CURRENTS FOR Icc3.3V/Icc12V HOST (SEE TABLE 12) 39

20 FIGURE 15: HOST NOISE OUTPUT MEASUREMENT..... 40

21 FIGURE 16: MODULE NOISE OUTPUT MEASUREMENT..... 41

22 FIGURE 17: MODULE HIGH FREQUENCY NOISE TOLERANCE..... 42

23 FIGURE 18: MODULE LOW FREQUENCY NOISE TOLERANCE..... 43

24 FIGURE 19: BROADBAND NOISE TOLERANCE INJECTION PROBE SETUP 44

TABLES

28 TABLE 1: EXAMPLE USES OF PCIe FPP FORMFACTORS 13

29 TABLE 2: COMPLIANCE TEST POINTS 15

30 TABLE 3: PCIe FPP x4 MODULE/CABLE PADS DEFINITION 17

31 TABLE 4: PCIe FPP x8 MODULE/CABLE PADS DEFINITION 19

32 TABLE 5: PCIe FPP x16 MODULE/CABLE PADS DEFINITION 23

33 TABLE 6- LOW SPEED CONTROL AND SENSE SIGNALS..... 28

34 TABLE 7- MANAGEMENT INTERFACE TIMING PARAMETERS 32

35 TABLE 8: TIMING FOR PCIe FPP SOFT CONTROL AND STATUS FUNCTIONS 32

36 TABLE 9: I/O TIMING FOR SQUELCH & DISABLE..... 34

37 TABLE 10- TX SQUELCH LEVELS..... 35

38 TABLE 11- MODULE POWER CLASSES..... 36

39 TABLE 12- POWER SUPPLY SPECIFICATIONS, INSTANTANEOUS, SUSTAINED, AND STEADY STATE CURRENT LIMITS 38

40 TABLE 13- HOST AND MODULE OUTPUT NOISE AND TOLERANCE SPECIFICATIONS 40

1. Scope

This specification defines electrical requirements for the 4x/8x/16x PCIe FPP (Front Panel Pluggable) modules and cables addressing compute and AI scale-up networks. The scope includes electrical contacts for the host connector; status, control and management interface signals; power supply requirements; fiber positions for optical interfaces; ESD and thermal characteristics and color coding of pluggable modules and cables.

High speed electrical specifications is based on PCI Express Gen 6.0 [3] or Gen 7.0 [4], and the connector pinout based on PCI Express CoppelLink [2], and the multi-lane high speed mechanical specifications for 4x/8x/16x connector/cage specified by SFF-TA-1032 [5]. The 16x connector/cage is similar to INF-TA-1003 [1], but only SFF-TA-1032 connector/cage is compatible with PCIe FPP module.

2. References and Conventions

2.1 Industry Documents

The following documents are relevant to this specification:

- [1] INF-TA-1003 400 Gb/s (16 x 25 Gb/s) Pluggable Transceiver, 2018
- [2] PCI Express CoppelLink 1.0 External Cable Specification for PCI Express 5.0 and 6.0, April 2024
- [3] PCI Express Base Specifications Revisions 6.2, January 2024
- [4] PCI Express Base Specifications Revisions 7.0, March 2025
- [5] SFF-TA-1032 Multi-Lane External High Speed Cable System, Rev 1.0, March 2025
- [6] SFF-8679 QSFP+ 4X Hardware and Electrical Specification, Rev 1.8.4, January 2025
- [7] NXP UM10204, I2C-bus specification and user manual, Rev 7.0, October 2021
- [8] MIPI Alliance I3C Basic Specification, Rev 1.1.1, June 2021.
- [9] OIF Common Management Interface (CMIS), Rev. 5.3, September 2024
<https://www.oiforum.com/wp-content/uploads/OIF-CMIS-05.3.pdf>
- [10] OIF Common Electrical (I/O) (CEI), Rev. 5.2, January 2024
<https://www.oiforum.com/wp-content/uploads/OIF-CEI-05.2.pdf>
- [11] JEDEC JESD8C.01 Interface Standard for Nominal 3.0/3.3 V Supply Digital Integrated Circuit (LVCMOS)
- [12] Human Body Model per ANSI/ESDA/JEDEC JS-001
- [13] EN6100-4-2 (IEC immunity standard on ESD), criterion B test specifications
- [14] "Measuring PSNR/PSRR/PSMR to meet QSFP/OSFP high-speed Requirements", Steve Sandler, Bob Tarasewicz, Pavel Zivny, Tony Ambrose, DesignCon 2023.
- [15] "Power Integrity Testing Requirements Introduce Extreme Interconnect Measures", Steve Sandler, Signal Integrity Journal, February 2023
<https://www.signalintegrityjournal.com/articles/2981-power-integrity-testing-requirements-introduce-extreme-interconnect-measures>.

1 2.2 Sources

2 The complete list of SFF documents which have been published, are currently being worked on, or that have been
 3 expired by the SFF Committee can be found at <https://www.snia.org/sff/specifications>. Suggestions for improve-
 4 ment of this specification will be welcome, they should be submitted to <https://www.snia.org/feedback>.

5
 6 Other standards may be obtained from the organizations listed below:

Standard	Organization	Website
ASME	American Society of Mechanical Engineers (ASME)	https://www.asme.org
Electronic Industries Alliance (EIA)	Electronic Components Industry Association (ECIA)	https://www.ecianow.org
IEEE	Institute of Electrical and Electronics Engineers (IEEE)	https://www.ieee.org
InfiniBand	InfiniBand Trade Association (IBTA)	https://www.infinibandta.org
JEDEC	Joint Electron Deice Engineering Council (JEDEC)	https://www.jedec.org
OIF	Optical Internetworking Forum (OIF)	https://www.oiforum.com
PCIe	PCI-SIG	https://pcsig.com
SAS and other ANSI standards	International Committee for Information Technology Standards (INCITS)	https://www.incits.org

7
 8
 9

2.3 Conventions

The following conventions are used throughout this document:

DEFINITIONS: Certain words and terms used in this standard have a specific meaning beyond the normal English meaning. These words and terms are defined either in the definitions or in the text where they first appear.

ORDER OF PRECEDENCE: If a conflict arises between text, tables, or figures, the order of precedence to resolve the conflicts is text; then tables; and finally figures. Not all tables or figures are fully described in the text. Tables show data format and values.

LISTS: Lists sequenced by lowercase or uppercase letters show no ordering relationship between the listed items.

EXAMPLE 1 - The following list shows no relationship between the named items:

- a. red (i.e., one of the following colors):
 - A. crimson; or
 - B. pink;
- b. blue; or
- c. green.

Lists sequenced by numbers show an ordering relationship between the listed items.

EXAMPLE 2 -The following list shows an ordered relationship between the named items:

- 1. top;
- 2. middle; and
- 3. bottom.

Lists are associated with an introductory paragraph or phrase and are numbered relative to that paragraph or phrase (i.e., all lists begin with an a. or 1. entry).

DIMENSIONING CONVENTIONS: The dimensioning conventions are described in ASME-Y14.5, Geometric Dimensioning and Tolerancing. All dimensions are in millimeters, which are the controlling dimensional units (if inches are supplied, they are for guidance only).

NUMBERING CONVENTIONS: The ISO convention of numbering is used (i.e., the thousands and higher multiples are separated by a space and a period is used as the decimal point). This is equivalent to the English/American convention of a comma and a period.

American	French	ISO
0.6	0,6	0.6
1,000	1 000	1 000
1,323,462.9	1 323 462,9	1 323 462.9

3. Keywords, Acronyms, and Definitions

For the purposes of this document, the following keywords, acronyms, and definitions apply.

3.1 Keywords

May: Indicates flexibility of choice with no implied preference.

May or may not: Indicates flexibility of choice with no implied preference.

Obsolete: Indicates that an item was defined in prior specifications but has been removed from this specification.

Optional: Describes features which are not required by the SFF specification. However, if any feature defined by the SFF specification is implemented, it shall be done in the same way as defined by the specification. Describing a feature as optional in the text is done to assist the reader.

Prohibited: Describes a feature, function, or coded value that is defined in a referenced specification to which this SFF specification makes a reference, where the use of said feature, function, or coded value is not allowed for implementations of this specification.

Reserved: Defines the signal on a connector contact. Its actual function is set aside for future standardization. It is not available for vendor specific use. Where this term is used for bits, bytes, fields, and code values; the bits, bytes, fields, and code values are set aside for future standardization. The default value shall be zero. The originator is required to define a Reserved field or bit as zero, but the receiver should not check Reserved fields or bits for zero.

Restricted: Refers to features, bits, bytes, words, and fields that are set aside for other standardization purposes (e.g., entities). If the context of the specification applies the restricted designation, then the restricted bit, byte, word, or field shall be treated as a value whose definition is not in scope of this document, and is not interpreted by this specification.

Shall: Indicates a mandatory requirement. Designers are required to implement all such mandatory requirements to ensure interoperability with other products that conform to this specification.

Should: Indicates flexibility of choice with a strongly preferred alternative.

Vendor specific: Indicates something (e.g., a bit, field, code value) that is not defined by this specification. Specification of the referenced item is determined by the manufacturer and may be used differently in various implementations.

3.2 Acronyms and Abbreviations

ACC:	Active Copper Cable, a cable assembly with driver and analog equalizer
AEC:	Active Electrical Cable, a cable assembly with repeater/retimer on both end
ANSI:	American National Standards Institute
AOC:	Active Optical Cable
ASIC:	Application specific integrated circuit
CDR:	Clock and data recovery
CML:	Current mode logic
DC:	Direct current
EIA:	Electronic Industries Alliance
EMI:	Electromagnetic interference
EMLB:	Early Mate Late Break
ESD:	Electrostatic discharge
FC:	Fibre Channel

1	FPP:	Front Panel Pluggable
2	Gb/s:	Gigabits per second
3	GBd:	Gigabaud per second
4	GT/s	Gigatransfer per second (same as GBd)
5	IEC:	International Electrotechnical Commission
6	IEEE:	Institute of Electrical and Electronics Engineers
7	ISO:	International Organization for Standardization
8	ITU:	International Telecommunications Union
9	I2C:	A two-wire serial communication protocol using a serial data line (SDA) and a serial clock line (SCL)
10	I3C:	An improved faster two-wire serial communication protocol using a serial data line (SDA) and a serial clock line (SCL)
11		
12	JEDEC:	Joint Electron Device Engineering Council
13	LVCMOS:	Low voltage complementary metal oxide semiconductor
14	LVTTTL:	Low voltage transistor-transistor logic
15	MDI:	Media dependent interface
16	MPO:	Multi-fiber Push Pull connector
17	NEBS:	Network Equipment Building System
18	PCB:	Printed circuit board
19	PCI:	Peripheral Component Interconnect (legacy interface)
20	PCIe:	Peripheral Component Interconnect Express (Modern interface based on high-speed SerDes)
21	PCB:	Printed circuit board
22	PET:	Differential [p/n] PCI Express Transmitter Lanes
23	PER:	Differential [p/n] PCI Express Receiver Lanes
24	PERST#:	A discrete functional reset to the endpoint device as defined by the PCI Express Base specification.
25	PRPE:	Bidirectional signal (PResence/PESTI) used to indicate the attachment of a cable assembly and a module to a port.
26		
27	Repeater:	A high-speed CDR circuit that is not protocol aware and uses the recovered clock to retransmit the incoming data
28		
29	Retimer:	A PCIe physical layer that include a CDR that is protocol aware
30	RX:	Receiver Transmitter (this document uses PER for consistency with PCI Express)
31	SerDes:	Serializer-Deserializer
32	TIA:	Telecommunications Industry Association
33	TX:	Transmitter (this document uses PET for consistency with PCI Express)
34		

3.3 Definitions

Connector: Each half of an interface that, when joined together, establishes electrical contact and mechanical retention between two components. In this specification, the term connector does not apply to any specific gender; it is used to describe the receptacle, the plug or the card edge, or the union of receptacle to plug or card edge. Other common terms include connector interface, mating interface, and separable interface.

Contact mating sequence: A term used to describe the order of electrical contact established/ terminated during mating/un-mating. Other terms include contact sequencing, contact positioning, mate first/break last, EMLB (early mate late break) staggered contacts, and long pin/short pin.

Module: In this specification, module may refer to a plug assembly at the end of a copper (electrical) cable (passive or active) or a loopback.

Plug: A term used to describe the connector that contains the penetrating contacts of the connector interface as shown in Figure 1. Plugs typically contain stationary contacts. Other common terms include male, pin connector, and card edge.




Figure 1 Plug and Receptacle Definition

Receptacle: A term used to describe the connector that contains the contacts that accept the plug contacts as shown in Figure 1. Receptacles typically contain spring contacts. Other common terms include female and socket connector.

- 1 **Wipe:** The distance a contact travels on the surface of its mating contact during the mating cycle as shown in
- 2 Figure 2.




Figure 2 Wipe for a Continuous Contact

- 3
- 4
- 5

4. General Description

4.1 Configuration Overview/Descriptions

This specification covers the following items:

- Electrical specifications for 4x/8x/16x PCIe FPP (SFF-TA-1039) modules and cables including host connector contact assignments.
- Descriptions for data, control, status and management interface signals.
- Power supply requirements.
- Electrostatic discharge (ESD) tolerance requirements.
- Color coding and labeling.
- Fiber positions for optical interfaces.
- Environmental and thermal requirements (case temperatures).
- Timing requirements.

The high speed signaling for PCIe FPP module and cables are defined in PCI Express Gen 6.0 [3] and PCI Express Gen 7 [4], this specification expect to also be compatible with PCI Gen 5.0 if the connector is compatible with SFF-TA-1032 [5]. PCIe FPP modules and cables pinout are compatible with PCIe CopprLink [2]. Example modules and cables compatible with these specifications are listed in Table 1.

Table 1: Example uses of PCIe FPP Formfactors

4x PCIe FPP	PCI Express Gen 7.0 4x, PCI Express Gen 6.0 4x
8x PCIe FPP	PCI Express Gen 7.0 8x, PCI Express Gen 6.0 8x
16x PCIe FPP	PCI Express Gen 7.0 16x, PCI Express Gen 6.0 16x

The Application Reference Model in Figure 3 shows the high-speed data interface between an PCIe Host and the module/cable. Only one lane of the interface is shown for simplicity. PCIe FPP implementation can be modules with parallel MPO connectors or cable assemblies with module attached (i.e., AOC, AEC, or ACC).




Figure 3: Application reference model

5. Compliance boards and reference points

PCIe FPP uses MCB (Module Compliance Board) to measure AOC/AEC/ACC cable module end and uses HCB (Host Compliance Board) to measure the host. PCIe FPP modules and hosts electrical interfaces using compliance boards and test points as shown in Figure 4.

Reference test points are described in Table 2, PCIe FPP uses more complete test points consistent with SNIA SFF-8679 [6] and OIF CEI VSR [10] necessary for an active module. These compliance boards are intended to connect the module under test (DUT) to test equipment for verification of compliance to the appropriate standard. The electrical parameters of the compliance boards are specified by the appropriate standard. The Module Compliance Board and Host Compliance Board can be plugged together for calibration of compliance signals and to check the electrical parameters of the compliance boards.




Figure 4: Reference Points and Compliance Boards

13
14
15
16

1
2
3

Table 2: Compliance Test Points

Reference Test Points	Description	Relationship to Current PCIe Specifications
TP0	Host ASIC transmitter output at ASIC package ball.	Defined in the PCIe Base.
TP1	Input to Module Compliance Board. Used to test module input.	TP1 in this specification is identical to PCIe CopprLink Specifications [2] and PCIe Gen6/Gen7 Base Specifications [3]/[4]. Also used in the SFF-TA-1039.
TP1a	Host ASIC transmitter output through the host board and host card edge connector at the output of the Host Compliance Board. Also used to calibrate module input compliance signals.	Not currently defined by PCIe specifications but used in the SFF-TA-1039.
TP2	Copper or optical medial dependent output (not currently used by SFF-TA-1039)	CopprLink Specifications [2] uses TP2 to identify TP4. In this specification TP2 is reserved for potential future optical MDI output.
TP3	Copper or optical medial dependent input (not currently used by SFF-TA-1039)	Not used by PCIe Gen6/Gen7 Base Specifications [3]/[4]. In this specification TP2 is reserved for potential future optical MDI output.
TP4	Input to Module Compliance Board. Used to test module output.	Defined by the PCIe CopprLink but is called TP2. Also used in the SFF-TA-1039.
TP4a	Input to Host Compliance Board. Used to test host input.	Not currently defined by any PCIe specifications but used by the SFF-TA-1039.
TP5	Input at the host ASIC ball.	Defined in the PCIe Base.
TP5a	Far end module output through a reference channel.	TP5a in this specification is identical to TP2 in PCIe CopprLink Specifications [2] and PCIe Gen6/Gen7 Base Specifications [3]/[4]. Also used in the SFF-TA-1039.

4
5
6

1 **6. Electrical Specification**

2 This chapter contains pad definition data for the module. The pad definition data is generic for high speed datacom
3 applications such as PCI Express and Ethernet. Reference points for high-speed electrical measurements are
4 defined in Table 2 and illustrated in Figure 4. Reference points for all other electrical signals are at comparable
5 points at the host card edge connector.
6

7 **6.1 Electrical Connector**

8 The module contains a printed circuit board that mates with the electrical connector. The pads are designed for a
9 sequenced mating:

10	Connected first, disconnected last:	- ground contacts
11	Connected second, disconnected second:	- power contacts
12	Connected third, disconnected first:	- signal contacts

13 For EMI protection the signals to the connector should be shut off when the module is absent. Standard board
14 layout practices such as connections to Vcc and GND with vias, the use of short and equal-length differential signal
15 lines, and the use of strip-lines and 42.5 Ω terminations are recommended. The chassis ground (case common) of
16 the module should be isolated from the module's circuit ground, GND, to provide the equipment designer flexibility
17 regarding connections between external electromagnetic interference shields and circuit ground, GND, of the
18 module.

19 **6.1.1 x4 Connector and Pad Definition**

20 Figure 7 shows the signal symbols and pad numbering for the module edge connector. The diagram shows the
21 module PCB edge as a top and bottom view, where bottom is nearer the host PCB. There are 44 pads intended
22 for high-speed signals, low speed signals, power and ground connections. Color green identifies ground pads, color
23 red identifies power pads, color orange identifies low speed signal/control pads, and color blue identifies high speed
24 I/O pads. Table 3 provides more information about each of the 44 pads.

25

26

Top Side Edge Card (viewed from the top)




Figure 5: PCIe FPP x4 Module/Cable Pads

Table 3: PCIe FPP x4 Module/Cable Pads Definition

Pad	Logic	Symbol	Description	Plug Sequence	Note
A1		GND	Ground	1	1
A2	CML-I	PETp3	Transmitter Non-Inverted Data Input	3	
A3	CML-I	PETn3	Transmitter Inverted Data Input	3	
A4		GND	Ground	1	1
A5	CML-I/O or LVC MOS-I/O	FLEXIO1	FlexIO use case: USB2p or PCIe x1 TXp GPIO TX or RX	3	
A6	CML-I/O or LVC MOS-I/O	FLEXIO2	FlexIO use case: USB2n or PCIe x1 TXn GPIO TX or RX	3	
A7		GND	Ground	1	1
A8	CML-I	PETp0	Transmitter Non-Inverted Data Input	3	
A9	CML-I	PETn0	Transmitter Inverted Data Input	3	
A10		GND	Ground	1	1
A11		VCC12V	VCC +12.0 V Power supply	2	2

B1		GND	Ground	1	1
B2	CML-I	PETp2	Transmitter Non-Inverted Data Input	3	
B3	CML-I	PETn2	Transmitter Inverted Data Input	3	
B4		GND	Ground	1	1
B5	LVC MOS-I	2WCL	Remote two-wire interface management bus clock	3	
B6	LVC MOS-I/O	2WDA	Remote Two-wire interface management bus data	3	
B7		GND	Ground	1	1
B8	CML-I	PETp1	Transmitter Non-Inverted Data Input	3	
B9	CML-I	PETn1	Transmitter Inverted Data Input	3	
B10		GND	Ground	1	1
B11	LVC MOS-I/O	PERST#	Through connected to reset the end point device	3	3
C1		GND	Ground	1	1
C2	CML-O	PERp3	Receiver Non-Inverted Data Input	3	
C3	CML-O	PERn3	Receiver Inverted Data Input	3	
C4		GND	Ground	1	1
C5	CML-I/O or LVC MOS-I/O	FLEXIO3	FlexIO use case: PCIe x1 RXp GPIO TX or RX	3	3
C6	CML-I/O or LVC MOS-I/O	FLEXIO4	FlexIO use case: PCIe x1 RXn GPIO TX or RX	3	3
C7		GND	Ground	1	1
C8	CML-O	PERp0	Receiver Non-Inverted Data Input	3	
C9	CML-O	PERn0	Receiver Inverted Data Input	3	
C10		GND	Ground	1	1
C11		VCC3.3V	VCC +3.3 V Power supply	2	2
D1		GND	Ground	1	1
D2	CML-O	PERp2	Receiver Non-Inverted Data Input	3	
D3	CML-O	PERn2	Receiver Inverted Data Input	3	
D4		GND	Ground	1	1
D5	LVC MOS-I	SCL	Local two-wire interface management bus clock	3	
D6	LVC MOS-I/O	SDA	Local Two-wire interface management bus data	3	
D7		GND	Ground	1	1
D8	CML-O	PERp1	Receiver Non-Inverted Data Input	3	
D9	CML-O	PERn1	Receiver Inverted Data Input	3	
D10		GND	Ground	1	1
D11	LVC MOS-I/O	PRPE	Bidirectional signal (Presence/PESTI)	3	3

Note 1: GND is the symbol for signal and supply (power) common for the module. All are common within the module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. For PCIe x4, each connector GND contact is rated for a maximum current of 500 mA.

Note 2: VCC3.3V is applied 1st and module power classes 1 operate from VCC3.3V only. VCC12V is applied after VCC3.3V reaches steady state (see Figure 14) and before module transitioned out of ModuleLowPwr. VCC3.3V and VCC12V contacts each have a steady state current rating of 3000 mA.

Note 3: For detail of FLEXIO's, 2WSCL, 2WSDL, PRPE, and PERST# see [2].

1

2 6.1.2 PCIe x4 Example Circuits (Under construction)

3

4

6.1.3 X8 Connector and Pad Definition

Figure 6 shows the signal symbols and pad numbering for the module edge connector. The diagram shows the module PCB edge as a top and bottom view, where bottom is nearer the host PCB. There are 68 pads intended for high-speed signals, low speed signals, power and ground connections. Color green identifies ground pads, color red identifies power pads, color orange identifies low speed signal/control pads, and color blue identifies high speed I/O pads. Table 4 provides more information about each of the 68 pads.

Top Side Edge Card(viewed from the top) Bottom Side Edge Card(viewed from the bottom)




Figure 6: PCIe FPP x8 Module/Cable Pads

Table 4: PCIe FPP x8 Module/Cable Pads Definition

Pad	Logic	Symbol	Description	Plug Sequence	Note
A1		GND	Ground	1	1
A2	CML-I	PETp6	Transmitter Non-Inverted Data Input	3	
A3	CML-I	PETn6	Transmitter Inverted Data Input	3	
A4		GND	Ground	1	1
A5	CML-I	PETp7	Transmitter Non-Inverted Data Input	3	

A6	CML-I	PETn7	Transmitter Inverted Data Input	3	
A7		GND	Ground	1	1
A8	CML-I/O or LVCMOS-I/O	FLEXIO1	FlexIO use case: USB2p or PCIe x1 TXp GPIO TX or RX	3	
A9	CML-I/O or LVCMOS-I/O	FLEXIO2	FlexIO use case: USB2n or PCIe x1 TXn GPIO TX or RX	3	
A10		GND	Ground	1	1
A11	CML-I	PETp0	Transmitter Non-Inverted Data Input	3	
A12	CML-I	PETn0	Transmitter Inverted Data Input	3	
A13		GND	Ground	1	1
A14	CML-I	PETp1	Transmitter Non-Inverted Data Input	3	
A15	CML-I	PETn1	Transmitter Inverted Data Input	3	
A16		GND	Ground	1	1
A17		VCC12V	VCC +12.0 V Power supply	2	
B1		GND	Ground	1	1
B2	CML-I	PETp5	Transmitter Non-Inverted Data Input	3	
B3	CML-I	PETn5	Transmitter Inverted Data Input	3	
B4		GND	Ground	1	1
B5	CML-I	PETp4	Transmitter Non-Inverted Data Input	3	
B6	CML-I	PETn4	Transmitter Inverted Data Input	3	
B7		GND	Ground	1	1
B8	LVCMOS-I	2WCL	Remote two-wire interface management bus clock	3	3
B9	LVCMOS-I/O	2WDA	Remote Two-wire interface management bus data	3	3
B10		GND	Ground	1	1
B11	CML-I	PETp3	Transmitter Non-Inverted Data Input	3	
B12	CML-I	PETn3	Transmitter Inverted Data Input	3	
B13		GND	Ground	1	1
B14	CML-I	PETp2	Transmitter Non-Inverted Data Input	3	3
B15	CML-I	PETn2	Transmitter Inverted Data Input	3	3
B16		GND	Ground	1	1
B17	LVCMOS-I/O	PERST#	Through connected to reset the end point device	3	3
B17	CML-I	PETp7	Transmitter Non-Inverted Data Input	3	
C1		GND	Ground	1	1
C2	CML-O	PERp6	Receiver Non-Inverted Data Input	3	
C3	CML-O	PERn6	Receiver Inverted Data Input	3	
C4		GND	Ground	1	1
C5	CML-O	PERp7	Receiver Non-Inverted Data Input	3	
C6	CML-O	PERn7	Receiver Inverted Data Input	3	
C7		GND	Ground	1	1
C8	CML-I/O or LVCMOS-I/O	FLEXIO3	FlexIO use case: PCIe x1 RXp GPIO TX or RX	3	3
C9	CML-I/O or LVCMOS-I/O	FLEXIO4	FlexIO use case: PCIe x1 RXn GPIO TX or RX	3	3
C10		GND	Ground	1	1
C11	CML-O	PERp0	Receiver Non-Inverted Data Input	3	
C12	CML-O	PERn0	Receiver Inverted Data Input	3	
C13		GND	Ground	1	1
C14	CML-O	PERp1	Receiver Non-Inverted Data Input	3	3
C15	CML-O	PERn1	Receiver Inverted Data Input	3	3
C16		GND	Ground	1	1
C17		VCC3.3V	VCC +3.3 V Power supply	2	2
D1		GND	Ground	1	1

D2	CML-O	PERp5	Receiver Non-Inverted Data Input	3	
D3	CML-O	PERn5	Receiver Inverted Data Input	3	
D4		GND	Ground	1	1
D5	CML-O	PERp4	Receiver Non-Inverted Data Input	3	
D6	CML-O	PERn4	Receiver Inverted Data Input	3	
D7		GND	Ground	1	1
D8	LVC MOS-I	2WCL	Remote two-wire interface management bus clock	3	
D9	LVC MOS-I/O	2WDA	Remote Two-wire interface management bus data	3	
D10		GND	Ground	1	1
D11	CML-O	PERp3	Receiver Non-Inverted Data Input	3	
D12	CML-O	PERn3	Receiver Inverted Data Input	3	
D13		GND	Ground	1	1
D14	CML-O	PERp2	Receiver Non-Inverted Data Input	3	
D15	CML-O	PERn2	Receiver Inverted Data Input	3	
D16		GND	Ground	1	1
D17	LVC MOS-I/O	PRPE	Bidirectional signal (Presence/PESTI)	3	3

Note 1: GND is the symbol for signal and supply (power) common for the module. All are common within the module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. For PCIe x8, each connector GND contact is rated for a maximum current of 500 mA.

Note 2: VCC3.3V is applied 1st and module power classes 1 operate from VCC3.3V only. VCC12V is applied after VCC3.3V reaches steady state (see Figure 14) and before module transitioned out of ModuleLowPwr. VCC3.3V and VCC12V contacts each have a steady state current rating of 3000 mA.

Note 3: For detail of FLEXIO's, 2WSCL, 2WSDL, PRPE, and PERST# see [2].

1
2
3
4
5
6
7
8
9
10
11
12

6.1.4 PCIe x8 Example Circuits (Under construction)

6.1.5 x16 Connector and Pad Definition

Figure 7 shows the signal symbols and pad numbering for the module edge connector. The diagram shows the module PCB edge as a top and bottom view, where bottom is nearer the host PCB. There are 120 pads intended for high-speed signals, low speed signals, power and ground connections. Color green identifies ground pads, color red identifies power pads, color orange identifies low speed signal/control pads, and color blue identifies high speed I/O pads. Table 5 provides more information about each of the 120 pads.

Top Side Edge Card(viewed from the top) Bottom Side Edge Card(viewed from the bottom)




Figure 7: PCIe FPP x16 Module/Cable Pads

1
2
3

Table 5: PCIe FPP x16 Module/Cable Pads Definition

Pad	Logic	Symbol	Description	Plug Sequence	Note
A1		GND	Ground	1	1
A2	CML-I	PETp12	Transmitter Non-Inverted Data Input	3	
A3	CML-I	PETn12	Transmitter Inverted Data Input	3	
A4		GND	Ground	1	1
A5	CML-I	PETp13	Transmitter Non-Inverted Data Input	3	
A6	CML-I	PETn13	Transmitter Inverted Data Input	3	
A7		GND	Ground	1	1
A8	CML-I	PETp14	Transmitter Non-Inverted Data Input	3	
A9	CML-I	PETn14	Transmitter Inverted Data Input	3	
A10		GND	Ground	1	1
A11	CML-I	PETp15	Transmitter Non-Inverted Data Input	3	
A12	CML-I	PETn15	Transmitter Inverted Data Input	3	
A13		GND	Ground	1	1
A14	CML-I/O or LVCMOS-I/O	FLEXIO1	FlexIO use case: USB2p or PCIe x1 TXp GPIO TX or RX	3	
A15	CML-I/O or LVCMOS-I/O	FLEXIO2	FlexIO use case: USB2n or PCIe x1 TXn GPIO TX or RX	3	
A16		GND	Ground	1	1
A17	CML-I	PETp0	Transmitter Non-Inverted Data Input	3	
A18	CML-I	PETn0	Transmitter Inverted Data Input	3	
A19		GND	Ground	1	1
A20	CML-I	PETp1	Transmitter Non-Inverted Data Input	3	
A21	CML-I	PETn1	Transmitter Inverted Data Input	3	
A22		GND	Ground	1	1
A23	CML-I	PETp2	Transmitter Non-Inverted Data Input	3	
A24	CML-I	PETn2	Transmitter Inverted Data Input	3	
A25		GND	Ground	1	1
A26	CML-I	PETp3	Transmitter Non-Inverted Data Input	3	
A27	CML-I	PETn3	Transmitter Inverted Data Input	3	
A28		GND	Ground	1	
A29	LVCMOS-I	2WCL	Remote two-wire interface management bus clock	3	3
A30	LVCMOS-I/O	2WDA	Remote Two-wire interface management bus data	3	3
B1		GND	Ground	1	1
B2	CML-I	PETp11	Transmitter Non-Inverted Data Input	3	
B3	CML-I	PETn11	Transmitter Inverted Data Input	3	
B4		GND	Ground	1	1
B5	CML-I	PETp10	Transmitter Non-Inverted Data Input	3	
B6	CML-I	PETn10	Transmitter Inverted Data Input	3	
B7		GND	Ground	1	1
B8	CML-I	PETp9	Transmitter Non-Inverted Data Input	3	
B9	CML-I	PETn9	Transmitter Inverted Data Input	3	
B10		GND	Ground	1	1
B11	CML-I	PETp8	Transmitter Non-Inverted Data Input	3	
B12	CML-I	PETn8	Transmitter Inverted Data Input	3	
B13		GND	Ground	1	1
B14	CML-I/O or LVCMOS-I/O	FLEXIO3	FlexIO use case: 100 MHz REFCLK or PCIe x1 RXp GPIO TX or RX	3	3
B15	CML-I/O or	FLEXIO4	FlexIO use case: 100 MHz REFCLK or PCIe x1 RXn	3	3

	LVCMOS-I/O		GPIO TX or RX		
B16		GND	Ground	1	1
B17	CML-I	PETp7	Transmitter Non-Inverted Data Input	3	
B17	CML-I	PETp7	Transmitter Non-Inverted Data Input	3	
B18	CML-I	PETn7	Transmitter Inverted Data Input	3	
B19		GND	Ground	1	1
B20	CML-I	PETp6	Transmitter Non-Inverted Data Input	3	
B21	CML-I	PETn6	Transmitter Inverted Data Input	3	
B22		GND	Ground	1	1
B23	CML-I	PETp5	Transmitter Non-Inverted Data Input	3	
B24	CML-I	PETn5	Transmitter Inverted Data Input	3	
B25		GND	Ground	1	1
V26	CML-I	PETp4	Transmitter Non-Inverted Data Input	3	
B27	CML-I	PETn4	Transmitter Inverted Data Input	3	
B28		GND	Ground	1	1
B29		VCC12V	VCC +12.0 V Power supply	2	2
B30	LVCMOS-I/O	PRPE	Bidirectional signal (Presence/PESTI)	3	3
C1		GND	Ground	1	1
C2	CML-O	PERp12	Receiver Non-Inverted Data Input	3	
C3	CML-O	PERn12	Receiver Inverted Data Input	3	
C4		GND	Ground	1	1
C5	CML-O	PERp13	Receiver Non-Inverted Data Input	3	
C6	CML-O	PERn13	Receiver Inverted Data Input	3	
C7		GND	Ground	1	1
C8	CML-O	PERp14	Receiver Non-Inverted Data Input	3	
C9	CML-O	PERn14	Receiver Inverted Data Input	3	
C10		GND	Ground	1	1
C11	CML-O	PERp15	Receiver Non-Inverted Data Input	3	
C12	CML-O	PERn15	Receiver Inverted Data Input	3	
C13		GND	Ground	1	1
C14	CML-I/O or LVCMOS-I/O	FLEXIO5	FlexIO use case: PCIe x1 RXp GPIO TX or RX	3	3
C15	CML-I/O or LVCMOS-I/O	FLEXIO6	FlexIO use case: PCIe x1 RXn GPIO TX or RX	3	3
C16		GND	Ground	1	1
C17	CML-O	PERp0	Receiver Non-Inverted Data Input	3	
C18	CML-O	PERn0	Receiver Inverted Data Input	3	
C19		GND	Ground	1	1
C20	CML-O	PERp1	Receiver Non-Inverted Data Input	3	
C21	CML-O	PERn1	Receiver Inverted Data Input	3	
C22		GND	Ground	1	1
C23	CML-O	PERp2	Receiver Non-Inverted Data Input	3	
C24	CML-O	PERn2	Receiver Inverted Data Input	3	
C25		GND	Ground	1	1
C26	CML-O	PERp3	Receiver Non-Inverted Data Input	3	
C27	CML-O	PERn3	Receiver Inverted Data Input	3	
C28		GND	Ground	1	1
C29		VCC3.3V	VCC +3.3 V Power supply	2	2
C30	LVCMOS-I/O	PERST#	Through connected to reset the end point device	3	3
D1		GND	Ground	1	1
D2	CML-O	PERp11	Receiver Non-Inverted Data Input	3	
D3	CML-O	PERn11	Receiver Inverted Data Input	3	

D4		GND	Ground	1	1
D5	CML-O	PERp10	Receiver Non-Inverted Data Input	3	
D6	CML-O	PERn10	Receiver Inverted Data Input	3	
D7		GND	Ground	1	1
D8	CML-O	PERp9	Receiver Non-Inverted Data Input	3	
D9	CML-O	PERn9	Receiver Inverted Data Input	3	
D10		GND	Ground	1	1
D11	CML-O	PERp8	Receiver Non-Inverted Data Input	3	
D12	CML-O	PERn8	Receiver Inverted Data Input	3	
D13		GND	Ground	1	1
D14	CML-I/O or LVCMOS-I/O	FLEXIO7	FlexIO use case: USB2p or GPIO TX or RX	3	3
D15	CML-I/O or LVCMOS-I/O	FLEXIO8	FlexIO use case: USB2n or GPIO TX or RX	3	3
D16		GND	Ground	1	1
D17	CML-O	PERp7	Receiver Non-Inverted Data Input	3	
D18	CML-O	PERn7	Receiver Inverted Data Input	3	
D19		GND	Ground	1	1
D20	CML-O	PERp6	Receiver Non-Inverted Data Input	3	
D21	CML-O	PERn6	Receiver Inverted Data Input	3	
D22		GND	Ground	1	1
D23	CML-O	PERp5	Receiver Non-Inverted Data Input	3	
D24	CML-O	PERn5	Receiver Inverted Data Input	3	
D25		GND	Ground	1	1
D26	CML-O	PERp4	Receiver Non-Inverted Data Input	3	
D27	CML-O	PERn4	Receiver Inverted Data Input	3	
D28		GND	Ground	1	1
D29	LVCMOS-I	2WCL	Local two-wire interface management bus clock	3	
D30	LVCMOS-I/O	2WDA	Local Two-wire interface management bus data	3	

Note 1: GND is the symbol for signal and supply (power) common for the module. All are common within the module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. For PCIe x16, each connector GND contact is rated for a maximum current of 500 mA.

Note 2: VCC3.3V is applied 1st and module power classes 1 operate from VCC3.3V only. VCC12V is applied after VCC3.3V reaches steady state (see Figure 14) and before module transitioned out of ModuleLowPwr. VCC3.3V and VCC12V contacts each have a steady state current rating of 3000 mA.

Note 3: For detail of FLEXIO's, 2WSCL, 2WSDL, PRPE, and PERST# see [2].

1
2
3
4
5
6
7
8
9
10
11
12
13

6.1.6 PCIe x16 Example Circuits (Under construction)

1 **6.2 FlexIOs**


2 For full description of FlexIO see CopprLink [2].

3
4 **6.3 Low Speed Signal Descriptions**

5 **6.3.1 IntLs**

6 IntLs has the same function as the classic IntL in SFF-8679 [6], but is a soft interrupt that is carried on the SDA
7 line. When the IntLs signal is asserted Low it indicates a change in module state, a possible module operational
8 fault or a status critical to the host system. The host identifies the source of the interrupt using the TWI serial
9 interface. The IntLs signal is deasserted "High" after all set interrupt flags are read.

10
11 Operation of IntLs, after the bus has been idle for 200 μ S the target pulls SDA low for 100 μ S to signal IntLs.
12 Figure 8 show IntLs operation examples; a. Show applying IntLs after the bus has been idle, b. Show aborting
13 IntLs due to bus activity, c. Show another example of IntLs aborting due to bus activity. If the host starts a request
14 at the same time by also pulling SDA low, the target must release the SDA line at the falling edge of SCL. The
15 target repeats the 100 μ S low period every 200 μ S until the host clears the interrupt condition. For soft timing of
16 IntLs see Table 8.



17
18 **Figure 8: IntLs Operation**

19
20

6.3.2 PRPE

Bidirectional signal (PResence/PESTI) used to indicate the attachment of a CopprLink or SFF-TA-1039 cable assembly or a module to a port.

Optional use as PESTI (see Chapter 12 of PCIe Base [4]). If PESTI is not supported, the Root-Complex and Non-Root-Complex must support a Presence Indicator with the Root-Complex having a 100kΩ (+/- 5%) pull-up to 3.3V and the Non-Root-Complex with a 2.27kΩ or less (must be greater than 200 ohms) pull-down following power-up. PESTI is permitted to be utilized to indirectly tunnel physical presence status of hot-plug capable downstream targets. A device may request a re-start of the discovery process by asserting and releasing BREAK at any time. If the NRC side of the cable is not plugged in before NRC power is turned on, then the 50 μS low period after power-on that indicates Presence may be missed by the RC side. To address this potential hot plug issue, if the Target doesn't not receive a Discovery Request within in 250 ms then the Target will initiate another 50 μS break event.

6.3.3 PERST#

Active low, push-pull at source. A discrete functional reset to the endpoint device as defined by the PCI Express Base Specification PCIe Base [4].

6.3.4 ResetLs

ResetLs has the same function as the classic Reset in SFF-8679 [6], but is a soft reset that is carried on the SDA line. Host pulls SDA low for 200 μS to signal a ResetLs, when bus has been idle for 200 μS, see Figure 9. This must only happen when the host has idled the bus. A low level on the ResetLs signal initiates a complete module reset, returning all user module settings to their default state. For soft timing of ResetLs see Table 8.




Figure 9: RestLs Operation

6.3.5 SCL/SDA

Local management bus (Clock/Data: SCL/SDA) interface between the host and the cable using I2C protocol. A memory device should be connected on each side of the cable assembly via VCC3p3V and the local management bus. The memory device must be compliant with the CMIS, supporting 8-bit addressing and access to 256 bytes of available space to support identification and management functions. Local bus must not traverse the cable assembly

6.3.6 2WCL/2WDA

Management bus (Clock/Data: 2WCL/2WDA) for remote two wire interface [2]. The Root-Complex and Non-Root Complex must provide isolation on the bias for these pins until local power is good to avoid backfeed/leakage. Remote bus must traverse the cable assembly.

6.4 Low Speed Signal Electrical Specifications

TWI bus composed of the initiator and the target devices, the initiator controls the bus and the target device respond to the initiator requests.

6.4.1 Low Speed Signaling

Low speed signaling other than the SCL/2WCL and SDA/2WDL interfaces are based on Low Voltage (LVCMOS) operating at VCC3.3V. Hosts shall use a pull-up resistor connected to VCC3.3V host on each of the TWI interface SCL/2WCL (clock), SDA/2WDL (data), and all low speed status outputs (see Table 6). The SCL and SDA is a hot plug interface that may support a bus topology. During module insertion or removal, the module may implement a pre-charge circuit which prevents corrupting data transfers from other modules that are already using the bus.

The low speed electrical specifications are given in Table 6, where some of the parameters are more stringent than JEDEC JESD8C [11]. Implementations compliant to this specification ensures compatibility between TWI host bus initiator and the TWI target device.

Table 6- Low Speed Control and Sense Signals

Parameter	Symbol	Min	Max	Unit	Condition
SCL and SDA	VOL	0	0.4	V	IOL (max)=3 mA for Fast Mode, 20 mA for Fast Mode+
SCL and SDA	VIL	-0.3	V _{cc} *0.3	V	
	VIH	V _{cc} *0.7	V _{cc} +0.5	V	
Capacitance for SCL and SDA I/O signal	C _i		14	pF	Capacitance of SCL, 2WCL, SDA, and 2WDL in this specification are higher than [7] to account for connector and trace capacitances.
Total bus capacitive load for SCL and SDA	C _b		550	pF	Maximum bus capacitance for Fast-Mode (400 kHz), see [7]. For allowed range of bus capacitance and pullup resistors, see Figure 11 and Figure 12.
			400	pF	Maximum bus capacitance for Fast-Mode+ (1 MHz), see [7]. For allowed range of bus capacitance and pullup resistors, see [7] and Figure 11 and Figure 12.
2WCL and 2WDA	VOL	0	0.4	V	IOL (max)=3 mA for Fast Mode, 20 mA for 1 MHz Fast Mode+ For I3C Basic bus (12.5 MHz) capacitance is reduced to 50 pF, see 6.
2WCL and 2WDA	VIL	-0.3	V _{cc} *0.3	V	
	VIH	V _{cc} *0.7	V _{cc} +0.5	V	
Capacitance of 2WCL and 2WDA I/O signal for each cable assembly at RC	C _i		500	pF	Maximum capacitance for Fast-Mode (400 kHz), see [7]. Capacitance of 2WCL and 2WDA in this specification are higher than [7] to account for connector and trace capacitances.

			350	pF	Maximum capacitance for Fast-Mode+ (1 MHz), see [7]. Capacitance of 2WCL and 2WDA in this specification are higher than [7] to account for connector and trace capacitances.
Total bus capacitive load for 2WCL and 2WDA <i>Editor's Note: Should we include I3C?</i>	Cb		550	pF	Maximum bus capacitance for Fast-Mode (400 kHz), see [7]. For allowed range of bus capacitance and pullup resistors, see and Figure 11 and Figure 12. For detail how to support I3C Basic on 2WCL/2WDL (12.5 MHz) see [8].
			400	pF	Maximum bus capacitance for Fast-Mode+ (1 MHz), see [7]. For allowed range of bus capacitance and pullup resistors, see and Figure 11 and Figure 12. For detail how to support I3C Basic on 2WCL/2WDL (12.5 MHz) see [8].

1
2

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

6.5 Management Interface

A management interface, as already commonly used in other form factors like QSFP, SFP, and CDFP, is specified in order to enable flexible use of the module by the user. The PCIe FPP memory map are based on "Common Management Interface Specification (CMIS)" [9]. Some timing requirements are critical, especially for a multi-lanes device, so the interface speed may optionally be increased. Byte 00h on the Lower Page or Address 128 Page 00h is used to indicate the use of CMIS. PCIe FPP ports support both PCIe FPP module and PCIe CopprLink [2], but PCIe CopprLink do not support CMIS Reset or IntL.

In some applications, muxing or demuxing may occur in the module. In this specification, all references to lane numbers are based on the electrical connector interface lanes, unless otherwise indicated. In cases where a status or control aspect is applicable only to lanes after muxing or demuxing has occurred, the status or control is intended to apply to all lanes in the mux group, unless otherwise indicated.

Low speed signaling is based on Low Voltage CMOS (LVCMOS) operating at VCC3.3V, [11]. Hosts shall use a pull-up resistor connected to VCC3.3V on the TWI interface SCL/2WCL (clock) and SDA/2WDL (Data) signals. Detailed electrical specifications are given in 6.3. Timing specifications for management functionality involving electrical low speed signals are found are given in Table 9.

Nomenclature for all registers more than 1 bit long is MSB-LSB.

6.5.1 Management Interface Timing Specification

The timing parameters for the TWI interface (TWI) to the PCIe FPP module memory transaction timings are shown in Figure 10 and specified in Table 7 and is compatible with I2C [7]. The default clock rate is a maximum of 400 kHz with an option to support up to a maximum of 1 MHz. The total bus capacitance in conjunction with the SCL/SDA and 2WCL/2WDL pull resistor determines the speed TWI could operate, 6.5.2 provide pull up resistor for bus capacitance and speed. This clause closely follows the QSFP+ SFF-8679 specification [6]. This specification also defines tBUF timing, tWR timing, tNACK timing, tBPC timing.




Figure 10: TWI Timing Diagram

6.5.2 TWI(I2C) Bus Pull Up Resistor

The maximum SCL/SDA pull resistors is based on the total bus capacitance, operating voltage, and the bus speed. Analysis is based on I2C specifications [7] with some exception, the ViH/ViH in PCIe FPP are based on $[0.75/0.25]*VCC3.3V$ instead of $[0.7/0.3]*VCC3.3V$ as specified in the I2C specifications. PCIe FPP maximum bus capacitance and pull up resistor will be slightly lower than the I2C specifications. Figure 7 show maximum bus capacitance as function of rise time for several pull up resistors. Figure 12 show maximum pull up resistor Rp for Fast-mode and Fast-mode plus as function of total bus capacitance to meet the maximum rise time for Fast-mode and Fast-mode plus. In Figure 10 minimum Rp is limited to 1100 Ω due to Fast Mode driver capable of only sourcing $(I_{OL}) \leq 3 \text{ mA}$ and the figure also doesn't show Rp for greater than 400 pF bus capacitance in case of Fast Mode+ with $(I_{OL}) \leq 20 \text{ mA}$ due to excessive power dissipation (Fast-mode plus specifications allow up to 550 pF total bus capacitance [7]).




Figure 11: SDA/SCL options for pull-up resistor, bus capacitance and rise/fall times




Figure 12: TWI Pull Up Resistor as Function of Total Bus Capacitance

1

Table 7- Management Interface timing parameters

TWI Modes		Fast Mode (400 kHz)		Fast Mode+ (1 MHz)			
Parameter	Symbol	Min	Max	Min	Max	Unit	Conditions
Clock Frequency	fSCL	0	400	0	1000	kHz	
Clock Pulse Width Low	tLOW	1.3		0.50		µs	
Clock Pulse Width High	tHIGH	0.6		0.26		µs	
Time bus free before new transmission can start	tBUF	20		20		µs	Between STOP and START and between ACK and ReStart
START Hold Time	tHD.STA	0.6		0.26		µs	The delay required between SDA becoming low and SCL starting to go low in a START
START Setup Time	tSU.STA	0.6		0.26		µs	The delay required between SCL becoming high and SDA starting to go low in a START
Data In Hold Time	tHD.DAT	0		0		µs	
Data In Setup Time	tSU.DAT	0.1		0.1		µs	
Input Rise Time	t _r		300		120	ns	Maximum pullup resistor Rp (assuming ViH/ViH [0.75/0.25]*VCC), see Figure 12
Input Fall Time	t _f		300		120	ns	
STOP Setup Time	tSU.STO	0.6		0.26		µs	
STOP Hold Time	tHD.STO	0.6		0.26		µs	
Aborted sequence – bus release	Deselect_Abort		2		2	ms	Delay from a host de-asserting ModSelL (at any point in a bus sequence) to the PCIe FPP module releasing SCL and SDA
TWI Serial Interface Clock Holdoff “Clock Stretching”	T_clock_hold		500		500	µs	Time the PCIe FPP module may hold the SCL line low before continuing with a read or write operation.
Complete Single or Sequential Write to non-volatile registers	tWR		80		80	ms	Time to complete a Single or Sequential Write to non-volatile registers.
Accept a single or sequential write to volatile memory	tNACK		10		10	ms	Time to complete a Single or Sequential Write to volatile registers.
Time to complete a memory bank/page	tBPC		10		10	ms	Time to complete a memory bank and/or page change.
Endurance (Write Cycles)		50k		50k		cycles	Module Case Temperature = 70 °C

Note 1: CMIS management registers can be read to determine alternate ModSelL set up and hold times. See CMIS 8.4.5, Durations Advertising.

2 The TWI serial interface address of the PCIe FPP module is 1010000X (A0h).

3
4

5 **6.5.3 Timing for soft control and status functions**

6 Timing for PCIe FPP soft control status functions are described in Table 8. Squelch and disable timings are defined
7 in Table 9.

8

Table 8: Timing for PCIe FPP soft control and status functions

Parameter	Symbol	Min	Max	Unit	Conditions
MgmtInitDuration	Max MgmtInit Duration		2000	ms	Time from power on ¹ , hot plug or rising edge of reset until the high to low SDA transition of the Start condition for the first acknowledged TWI transaction.
ResetLs Assert Time	t_reset_init	200		µs	Minimum pulse time on the ResetL signal to initiate a module reset.

IntLs Assert Time	ton_IntL		200	ms	Time from occurrence of condition triggering IntLs.
IntL Deassert Time	toff_IntL		500	µs	Time from clear on read ² operation of associated flag. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
RxLOS Assert Time	ton_los		100	ms	Time from Rx LOS condition present to Rx LOS bit set (value = 1b) and IntLs asserted ³ .
Rx LOS Assert Time (optional fast mode)	ton_losf		1	ms	Time from Rx LOS state to Rx LOS bit set (value = 1b) and IntLs asserted ³ .
RxLOS Deassert Time (optional fast mode)	toff_f_LOS		3	ms	Optional fast mode is advertised via the CMIS. Time from optical signal above the LOS deassert threshold to when the module releases the RxLOS signal to high.
TX Disable Assert Time	ton_TxDis		100	ms	Time from Tx Disable bit set to 1 until output falls below 10% of nominal.
TX Disable Assert Time (optional fast mode)	ton_f_TxDis		3	ms	Optional fast mode is advertised via CMIS. Time from TxDis signal high to the optical output reaching the disabled level.
TX Disable Deassert Time	toff_TxDis		400	ms	Time from Tx Disable bit cleared to 1 until output rises above 90% of nominal ⁴ .
Tx Fault Assert Time	ton_Txfault		200	ms	Time from Tx Fault state to Tx Fault bit set (value=1b) and IntLs asserted.
Flag Assert Time	ton_flag		200	ms	Time from occurrence of condition triggering flag to associated flag bit set (value=1b) and IntLs asserted.
Mask Assert Time	ton_mask		100	ms	Time from mask bit set (value=1b) ⁵ until associated IntLs assertion is inhibited.
Mask Deassert Time	toff_mask		100	ms	Time from mask bit cleared (value=0b) ⁵ until associated IntLs operation resumes
Data Path Tx Turn On Max Duration ⁶	DataPathTxTurnOn_MaxDuration				see CMIS memory P01h: B168
Data Path Tx Turn Off Max Duration ⁶	DataPathTxTurnOff_MaxDuration				see CMIS memory P01h: B168
Data Path Deinit Max Duration ⁶	DataPathDeinit_MaxDuration				see CMIS memory P01h: B144
Data Path Init Max Duration ⁶	DataPathInit_MaxDuration				see CMIS memory P01h: B144
Module Pwr Up Max Duration ⁷	ModulePwrUp_MaxDuration				see CMIS memory P01h: B167
Module Pwr Dn Max Duration ⁷	ModulePwrDn_MaxDuration				see CMIS memory P01h: B167

Notes: 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum level specified in Table 12.

2. Measured from low to high SDA edge of the Stop condition of the read transaction.

3. Rx LOS condition is defined at the optical input by the relevant standard.

4. Tx Squelch Deassert time is longer than SFF-8679 [6].

5. Measured from low to high SDA edge of the Stop condition of the write transaction.

6. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntLs for the state changes, unless the module advertises a less than 1 ms duration in which case there is no defined measurement.

7. Measured from the low to high SDA edge of the Stop condition of the Write transaction until the IntLs for the state changes.

1

Table 9: I/O Timing for Squelch & Disable

Parameter	Symbol	Max	Unit	Conditions
Rx Squelch Assert Time	ton_Rxsq	15	ms	Time from loss of Rx input signal until the squelched output condition is reached, see 6.6.1.
Tx Squelch Assert Time	ton_Txsq	400	ms	Time from loss of Tx input signal until the squelched output condition is reached, see 6.6.2.
Tx Squelch Deassert Time	toff_Txsq	1.5	s	Tx squelch deassert is system and implementation dependent, see also 6.6.2.
Tx Disable Assert Time	ton_txdis	100	ms	Time from the stop condition of the Tx Disable write sequence ¹ until optical output falls below 10% of nominal.
Tx Disable Assert Time (optional fast mode)	ton_txdisf	3	ms	Time from Tx Disable bit set (value = 1b) ¹ until optical output falls below 10% of nominal, see notes 2 and 3.
Tx Disable Deassert Time	toff_txdis	400	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal, see notes 2, and 3.
Tx Disable Deassert Time (optional fast mode)	toff_txdisf	10	ms	Time from Tx Disable bit cleared (value = 0b) ¹ until optical output rises above 90% of nominal, see notes 2 and 3.
Rx Output Disable Assert Time	ton_rxdis	100	ms	Time from Rx Output Disable bit set (value = 1b) ¹ until Rx output falls below 10% of nominal
Rx Output Disable Deassert Time	toff_rxdis	100	ms	Time from Rx Output Disable bit cleared (value = 0b) ¹ until Rx output rises above 90% of nominal.
Squelch Disable Assert Time	ton_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit set (value = 0b) ¹ until squelch functionality is disabled.
Squelch Disable Deassert Time	toff_sqdis	100	ms	This applies to Rx and Tx Squelch and is the time from bit cleared (value = 0b) ¹ until squelch functionality is enabled.

Notes:

1. Measured from LOW to HIGH SDA signal transition of the STOP condition of the write transaction.
2. CMIS 4.0 and beyond the listed values are superseded by the advertised DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times in P01h.168.
3. Listed values place a limit on the DataPathTxTurnOff_MaxDuration and DataPathTxTurnOn_MaxDuration times (P01h.168) that can be advertised by such modules (for CMIS 4.0 and beyond).

2

3

1

2 **6.6 High Speed Electrical Specification**

3 For detailed PCIe FPP electrical specifications for operation at 64 GT/s see [3] and for operation at 128 GT/s see
4 [4].

5

6 Partial or complete squelch specifications may be provided in the appropriate specification. Where squelch is not
7 fully defined by the appropriate specification, the recommendations of the following subsections 6.6.1 and 6.6.2
8 may be used.

9

10 **6.6.1 Receive PER(n)(p/n)**

11 PERp(n)/PERn(n) are PCIe FPP module receiver data output lanes. PERp(n)/PERn(n) are AC-coupled 85 Ohm
12 differential lines that should be terminated with 85 Ohm differentially at the Host ASIC(SerDes). The AC coupling
13 is inside the PCIe FPP modules and not required on the Host board. When properly terminated, the differential
14 voltage swing shall be less than or equal to 900 mVpp or as defined by the relevant standard, or whichever is less.

15

16 Output squelch for loss of optical input signal, hereafter Rx Squelch, is required and shall function as follows. In
17 the event of the Rx input signal on any optical port becoming equal to or less than the level required to assert LOS,
18 then the receiver output lane(s) associated with that Rx port shall be squelched. A single Rx optical port can be
19 associated with more than one Rx output lane as shown in Table 10. In the squelched state output impedance
20 levels are maintained while the differential voltage amplitude shall be less than 50 mVpp.

21

22 In normal operation the default case has Rx Squelch active. Rx Squelch can be deactivated using Rx Squelch
23 Disable through the TWI serial interface. Rx Squelch Disable is an optional function.

24

25 **6.6.2 Transmit PET(n)(p/n)**

26 PETp(n)/PETn(n) are PCIe FPP module transmitter data input lanes. They are AC-coupled 85 Ω differential lines
27 with 85 Ω differential terminations inside the PCIe FPP optical module. The AC coupling is implemented inside the
28 PCIe FPP module and not required on the Host board.

29

30 Output squelch for loss of electrical signal, hereafter Tx Squelch, is an optional function. Where implemented it
31 shall function as follows. In the event of the differential, peak-to-peak electrical signal amplitude on any electrical
32 input lane becoming less than the TX Squelch Levels specified in Table 10 when terminated in to 85 Ω differential,
33 then the transmitter optical output associated with that electrical input lane shall be squelched and the associated
34 TxLOS flag set. If multiple electrical input lanes are associated with the same optical output lane, the loss of any
35 of the incoming electrical input lanes causes the optical output lane to be squelched.

36

37

Table 10- TX Squelch Levels

Data Rate	Levels ²	Unit
PCIe Gen5	70	mV ¹
PCIe Gen6	70	mV ¹
PCIe Gen7	50	mV ¹
1. Differential peak-peak. 2. <i>Editor’s Note: Squelch levels are consistent with the OIF CEI 5.2 clauses 13, 16, and 25 but need confirmation if these levels are applicable to PCI Express.</i>		

38

39 For implementations, where the transmitter off condition is defined in terms of average power, squelching by
40 disabling the transmitter is recommended. For implementations, where the transmitter off condition is defined in
41 terms of OMA, squelching the transmitter by setting the OMA to a low level is recommended. In modules, where
42 Tx Squelch is implemented, the default case has Tx Squelch active. Tx Squelch can be deactivated using Tx Squelch

1 Disable through the TWI serial interface. Tx Squelch and Tx Squelch Disable are optional functions.
 2

3 **6.7 Power Requirements**

4 The PCIe FPP module paddle card power supply has two designated pads VCC3.3V and VCC12V in the connector.
 5

6 A host board together with the PCIe FPP module(s) forms an integrated power system. The host supplies stable
 7 power to the module. The module limits electrical noise coupled back into the host system and limits inrush
 8 charge/current during hot plug insertion or module state transitions.
 9

10 All power supply requirements in Table 12 shall be met at the maximum power supply current. No power sequencing
 11 of the power supply is required of the host system since the module sequences the contacts in the order of ground,
 12 supply and signals during insertion.
 13

14 **6.7.1 Power Classes and Maximum Power Consumption**

15 There are two power modes: Low Power Mode and High Power Mode, and total of eight power classes, Class 1 -
 16 Class 8. Module power classes are defined in Table 11 and module power specifications are provided in Table 12.
 17

18 Since a wide range of module power classes exist, to avoid exceeding the system power supply limits and cooling
 19 capacity when a module is inserted into a system designed to accommodate only low power consumption modules,
 20 it is recommended that host systems designed to accommodate only low power consumption modules also
 21 implement the state machine defined in the CMIS [9] and identify the power class of the module before allowing
 22 the module to go into High Power Mode, where power class 8 requires reading CMIS (Page00, Byte 201) to
 23 determine actual power consumption. This is to avoid exceeding the host system power supply limits and cooling
 24 capacity when a module exceeding the power class supported by the system is inserted.
 25
 26

Table 11- Module Power Classes

Power Class	Max Power (W)	Module Supply	CMIS Register
1	1.5	VCC3.3V	Direct readout of Page 00h Byte 200[000xxxxx]
2	3.5	VCC3.3V & VCC12V	Direct readout of Page 00h Byte 200[001xxxxx]
3	7.0	VCC3.3V & VCC12V	Direct readout of Page 00h Byte 200[010xxxxx]
4	8.0	VCC3.3V & VCC12V	Direct readout of Page 00h Byte 200[011xxxxx]
5	10	VCC3.3V & VCC12V	Direct readout of Page 00h Byte 200[100xxxxx]
6	12	VCC3.3V & VCC12V	Direct readout of Page 00h Byte 200[101xxxxx]
7	14	VCC3.3V & VCC12V	Direct readout of Page 00h Byte 200[110xxxxx]
8 ¹	>14	VCC3.3V & VCC12V	Direct readout of Page 00h Byte 200[111xxxxx]

Note: 1. When a module reports power class 8 the host must read CMIS Page 00h Byte 201 to determine module power dissipation. Please see CMIS Byte 201 register definition for more information.

27
 28 In general, the higher power classification levels are associated with higher data rates and longer reaches. The
 29 system designer is responsible for ensuring that the maximum case temperature does not exceed the case
 30 temperature requirements. Utilization of the maximum PCIe FPP power rating requires thermal design and
 31 validation at the system level to ensure the maximum connector temperature is not exceeded, see SFF-TA-1032
 32 Connector Performance [5]. A recommended design practice for host supporting power class 8 (>14 W) is to
 33 heatsink the host board power pin pads with multiple vias to a thick copper power plane for conductive cooling.
 34
 35
 36
 37

6.7.2 Host Board Power Supply Filtering

The specification of the host power supply filtering network is beyond the scope of this specification, particularly because of the wide range of module Power Classes. During power transient events, the host should ensure that any neighboring modules sharing the same supply stay within their specified supply voltage limits. The host should also ensure that the intrinsic noise of the power rail is filtered in order to guarantee the correct operation of the optical modules. An example reference power supply filter is shown in Figure 13.




Figure 13: Reference Power Supply Filter for Module Testing

Any voltage drops across a filter network on the host is counted against the host DC set point accuracy specification. System designers should choose components with appropriate DCR and ESR, to minimize the voltage drop and the amount of noise coupled to the module. Hosts supporting higher power classes modules may require additional design considerations, in order to minimize the voltage drop and the amount of noise coupled to the module.

The specifications for the power supply are shown in Table 12. The limits in Table 12 apply to the combined current that flows through all inductors in the power supply filter (represents host $I_{cc3.3}$ and I_{cc12} current in Figure 13). Inrush current shall be measured with the appropriate equipment, such as current probes or shunt resistors. The test equipment shall provide enough bandwidth, vertical resolution, SNR and memory depth, in order to capture properly all the power events.

6.7.3 Module Power Supply Specification

PCIe FPP has no dedicate hardware pin for the LPMMode signal. As per CMIS 5.3 [9] the PCIe FPP module therefore behaves as if the LowPwrRequestHW signal is constantly ASSERTED in order to avoid exceeding the host system power capacity. Figure 14 shows waveforms for maximum instantaneous, sustained and steady state currents for Low Power and High Power modes. Specification values for maximum instantaneous, sustained and steady state currents at each power classes are given in Table 12. Host output noise limit, module output noise limit, and module input noise tolerance limit are given in Table 13.

The module shall not be affected by the instantaneous variations of the power supply caused by its own current drawing profile during all power transient events. The module shall support instantaneous power supply V_{cc} variations with a slew rate up to 175 mV/ms. No traffic hits or TWI errors shall be observed during V_{cc} variations.


1 **Table 12- Power supply specifications, instantaneous, sustained, and steady state current limits**

Parameter	Symbol	Min	Nom	Max	Unit
Power supply voltages VCC3.3V including ripple, droop and noise below 100 kHz ¹		3.135	3.3	3.465	V
Power supply voltages VCC12V including ripple, droop and noise below 100 kHz ¹		11.4	12	12.6	V
Module inrush - instantaneous peak duration ²	T_ip			50	µs
Module inrush - initialization time ²	T_init			500	ms
Low Power Mode for all modules and Power Class 1 module					
Power Consumption Class	P_1			1.5	W
Instantaneous peak current at hot plug (VCC3.3V)	Icc_ip_1	-	-	600	mA
Sustained peak current at hot plug (VCC3.3V)	Icc_sp_1	-	-	495	mA
Steady state current (VCC3.3V)	Icc_1_3.3V	See Note 3			mA
High Power Mode Power Class 2 module					
Power Consumption Class	P_2			3.5	W
Instantaneous peak current (VCC3.3V)	Icc_ip_2_3.3 V	-	-	P_2_3.3/2.5	mA
Instantaneous peak current (VCC12V)	Icc_ip_2_12 V	-	-	P_2_12/9.1	mA
Sustained peak current (VCC3.3V)	Icc_sp_2_3.3 V	-	-	P_2_3.3/3.03	
Sustained peak current (VCC12V)	Icc_sp_2_12 V	-	-	P_2_12/11.02	
Steady state current (VCC3.3V and VCC12V)	Icc_2_3.3V/12V	See Note 3			mA
High Power Mode Power Class 3 module					
Power Consumption Class	P_3			7	W
Instantaneous peak current (VCC3.3V)	Icc_ip_3_3.3V	-	-	P_3_3.3/2.5	mA
Instantaneous peak current (VCC12V)	Icc_ip_3_12V	-	-	P_3_12/9.1	mA
Sustained peak current (VCC3.3V)	Icc_sp_3_3.3V	-	-	P_3_3.3/3.03	
Sustained peak current (VCC12V)	Icc_sp_3_12V	-	-	P_3_12/11.02	
Steady state current (VCC3.3V and VCC12V)	Icc_3_3.3V/12V	See Note 3			mA
High Power Mode Power Class 4 module					
Power Consumption Class	P_4			8	W
Instantaneous peak current (VCC3.3V)	Icc_ip_4_3.3V	-	-	P_4_3.3/2.5	mA
Instantaneous peak current (VCC12V)	Icc_ip_4_12V	-	-	P_4_12/9.1	mA
Sustained peak current (VCC3.3V)	Icc_sp_4_3.3V	-	-	P_4_3.3/3.03	
Sustained peak current (VCC12V)	Icc_sp_4_12V	-	-	P_4_12/11.02	
Steady state current (VCC3.3V and VCC12V)	Icc_4_3.3V/12V	See Note 3			mA
High Power Mode Power Class 5 module					
Power Consumption Class	P_5			10	W
Instantaneous peak current (VCC3.3V)	Icc_ip_5_3.3V	-	-	P_5_3.3/2.5	A
Instantaneous peak current (VCC12V)	Icc_ip_5_12V	-	-	P_5_12/9.1	A
Sustained peak current (VCC3.3V)	Icc_sp_5_3.3V	-	-	P_5_3.3/3.03	A
Sustained peak current (VCC12V)	Icc_sp_5_12V	-	-	P_5_12/11.02	A
Steady state current (VCC3.3V and VCC12V)	Icc_5_3.3V/12V	See Note 3			A
High Power Mode Power Class 6 module					
Power Consumption Class	P_6			12	W
Instantaneous peak current (VCC3.3V)	Icc_ip_6_3.3V	-	-	P_6_3.3/2.5	A
Instantaneous peak current (VCC12V)	Icc_ip_6_12V	-	-	P_6_12/9.1	A
Sustained peak current (VCC3.3V)	Icc_sp_6_3.3V	-	-	P_6_3.3/3.03	A
Sustained peak current (VCC12V)	Icc_sp_6_12V	-	-	P_6_12/11.02	A
Steady state current (VCC3.3V and VCC12V)	Icc_6_3.3/12V	See Note 3			mA
High Power Mode Power Class 7 module					
Power Consumption Class	P_7			14	W
Instantaneous peak current (VCC3.3V)	Icc_ip_7_3.3V	-	-	P_7_3.3/2.5	A
Instantaneous peak current (VCC12V)	Icc_ip_7_12V	-	-	P_7_12/9.1	A

Sustained peak current (VCC3.3V)	Icc_sp_7_3.3V	-	-	P_7_3.3/3.03	A
Sustained peak current (VCC12V)	Icc_sp_7_12V	-	-	P_7_12/11.02	A
Steady state current (VCC3.3V and VCC12V)	Icc_7_3.3V/12V	See Note 3			mA
High Power Mode Power Class 8 module					
Power Consumption Class	P_8 ⁴			>14	W
Instantaneous peak current (VCC3.3V)	Icc_ip_8_3.3V	-	-	P_8_3.3/2.5	A
Instantaneous peak current (VCC12V)	Icc_ip_8_12V	-	-	P_8_12/9.1	A
Sustained peak current (VCC3.3V)	Icc_sp_8_3.3V	-	-	P_8_3.3/3.03	A
Sustained peak current (VCC12V)	Icc_sp_8_12V	-	-	P_8_12/11.02	A
Steady state current (VCC3.3V)	Icc_8_3.3V	-	-	3	A
Steady state current (VCC12V)	Icc_8_12V	-	-	3	A

Notes: 1. Measured at VCC3.3V and VCC12V
 2. T_{ip} and T_{init} are test conditions for measuring inrush current and not characteristics of the module
 3. Any combination of Icc_{x_3.3V} and Icc_{x_12V} currents that meets the declared power class is acceptable.
 4. P₈ is the module power dissipation reported by CMIS Byte 201.

1
2



3
4
5
6
7
8
9
10
11
12
13

Figure 14: Instantaneous and sustained peak currents for Icc3.3V/Icc12V Host (see Table 12)

1

Table 13- Host and Module Output Noise and Tolerance Specifications

Parameter	Symbol	Min	Nom	Max	Unit
Host VCC3.3V RMS noise output 40 Hz-10 MHz (eN_Host) ¹				25	mV
Module VCC3.3V RMS noise output 40 Hz - 10 MHz ²				150	mA
Module VCC3.3V sinusoidal power supply noise tolerance 40 Hz - 10 MHz (p-p) ^{2,3}	PSNR _{mod}			66	mV
Host VCC12V RMS noise output 40 Hz-10 MHz (eN_Host) ¹				100	mV
Module VCC12V RMS noise output 40 Hz - 10 MHz ²				150	mA
Module VCC12V sinusoidal power supply noise tolerance 40 Hz - 10 MHz (p-p) ^{2,3}	PSNR _{mod}			240	mV

1. Host must be tested for all supported power classes.
 2. Module must be test at low and high power modes.
 3. Recommended test frequencies:
 40, 50, 60, 70, 80, 90 Hz
 100, 200, 300, 400, 500, 600, 700, 800, 900 Hz
 1, 2, 3, 4, 5, 6, 7, 8, 9 kHz
 10, 20, 30, 40, 50, 60, 70, 80, 90 kHz
 100, 200, 300, 400, 500, 600, 700, 800, 900 kHz
 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 MHz.

2

3

6.7.4 Host Board Power Supply Noise Output

5 The host noise output on VCC3.3V and VCC12V supplies are defined with resistive loads that draws the maximum
 6 rated power supported by the host power class, see Figure 15. The resistive loads are connected in place of the
 7 module between VCC3.3V and VCC12V and the Vee. When the noise is measured on the two voltage rails VCC3.3V
 8 and VCC12V, the noise is measured independently on each rail, and the voltage rails not being tested are left open
 9 circuit. Host power supply limits are given in Table 11. The noise power spectrum is measured for each of the 2
 10 rails then integrated from 40 Hz to 10 MHz and converted to a voltage, eN_Host, with limit specified in Table 13
 11 for each of the rails.

12




Figure 15: Host Noise Output Measurement

13

14

15

16

17

6.7.5 Module Power Supply Noise Output

The PCIe FPP modules (SFF-TA-1039), when plugged into a reference module compliance board shall generate noise current less than the value in Table 13. The module must pass module power supply noise output current test in all operating modes. This test ensures the module will not couple excessive noise from inside the module back onto the host board. This improved test method uses a current probe with a scope capable of integrating the current noise from 40 Hz to 10 MHz.

Rogowski probes are recommended because they will minimize added interconnect inductance, example of such probes are Tektronix TRCP series, Keysight N7042A or similar. Hall-effect current probes may also be acceptable if added interconnect is negligible, example of such probes are Tektronix TCP, Keysight N1147B.

The RMS module noise current output for each of the rails is defined in the frequency band from 40 Hz to 10 MHz. Module noise current output shall be measured with a current probe at point X, see Figure 16 (capacitors are removed for noise measurement) and must meet limits given in Table 13 for each of the rails. The leads from point X or Y to the system power supply must be kept as short as possible to minimize the impact of added lead inductance. The module must pass module power supply noise output test in all operating modes. This test ensures the module will not couple excessive noise from inside the module back onto the host board.




Figure 16: Module Noise Output Measurement

6.7.6 Module Power Supply Noise Tolerance

The PCIe FPP modules (SFF-TA-1039) shall meet all requirements and operate within the design specifications in the presence of a reference noise waveform described in Table 13 superimposed on the DC voltage. The reference noise waveform consists of a sinusoidal 40 Hz to 10 MHz noise generated by Osc1 and added to VCC3.3V or VCC12V PSU, see Figure 17. This emulates the worst-case noise that the module must tolerate and operate within the design specifications. The reference noise is generated by Osc1 and amplified by the Power OpAmp then added to VCC3.3V or VCC12V PSU through a Bias-T, see Figure 17 (capacitors are removed for noise measurement).

1 Example of suitable Power OpAmp1/OpAmp2 are Analog Devices ADA4870 (EOL and may not be available) and
 2 LT1210, and TI THS3491. With power supply filter components removed, point X or Y measures the noise voltage
 3 applied to the module. To facilitate power supply tolerance testing at frequencies $< \sim 100$ kHz due to Power OpAmp
 4 interaction with PSU and low frequency response of the Bias-T, it is recommended to use noise source Osc2
 5 modulating PSU sense line to generate sinusoidal noise directly on the PSU output, see Figure 18 (capacitors are
 6 removed for noise measurement). Osc2 amplitude level is adjusted while observing point X or Y amplitudes level
 7 as defined in Table 13 or module in low power and high-power modes. To modulate the PSU sense lines, the PSU
 8 must have high speed sense tracking. An example of PSU with high-speed sense tracking are TI TPSM5D1806 and
 9 Keysight N6700 with N6781/N6782 plugins.

10 For modules without or with limited input stage power filtering one may measure the applied noise to the module
 11 by measuring point X or Y directly while the module is active and either in low or high-power modes. To compensate
 12 for input stage power filtering in the module, the DUT module is replaced with a resistive load drawing equivalent
 13 current of a module configured in low power mode, the DUT module is then replaced with a resistive load drawing
 14 equivalent current of a module configured in high power mode. Osc1 is adjusted to produce maximum PSNR level
 15 as defined in Table 13 at point X or Y with resistive loads drawing the same power as the module in low and high-
 16 power modes. The resistive loads are then replaced with the DUT module with the same Osc1 amplitude settings
 17 that produced the max PSNR with the resistive loads.

18 Notes: The user is responsible for the calibration and the validation of the setup across the whole frequency range.
 19 An appropriate probing technique is required for noise measurement at point X and Y, see [14] and [15]. Depending
 20 on the measurement setup, a ground loop isolator may be required. For modules with limited or no decoupling
 21 directly connected to host PSU, the PSNR can be directly measured at point X or Y with module plugged into the
 22 host for module operating in low power and high power modes. Osc1 adjusted to provide maximum PSNR at point
 23 X or Y for a given module in low power and full power modes.




Figure 17: Module High Frequency Noise Tolerance




Figure 18: Module Low Frequency Noise Tolerance

1
2
3
4
5
6

6.7.7 Module Power Supply Noise Tolerance with Commercial Injector Probe

Module Power Supply Noise Tolerance implementation of 6.7.6 can be replaced with commercially produced injector probes, an example of such broadband injector probe is Picotest P2124A, Figure 19 (capacitors are removed for noise measurement) [14]. Injector probe combines a power rail voltage (input voltage) with a modulation signal and injects the noisy bus voltage into the module being tested for noise immunity (PSNR). The form factor of injector probe is such that it can be positioned at the card edge, eliminating power cables and the inductance that can limit the modulation amplitude and bandwidth. This modulation scheme supports the full 40 Hz-10 MHz range without having to change setups at ~100 kHz.

The probe-based implementation supports the requirements by getting close enough to the module under test to allow modulating up to 10 MHz with little attenuation. The DC input power supply voltage at the host can be held constant using a supplied remote sense filter. The remote sense filter allows the user to switch between different operating modes (high power, low power etc.) while keeping the operating point stable across every power state transition. With the appropriate PSU unit and remote filtering, the injector probe will compensate for any additional voltage drop due to the modulator and the interconnects.

7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22




Figure 19: Broadband Noise Tolerance Injection Probe Setup

Injection Probe Setup Guideline, see [14] and [15]

- Injection probe may have sense line for optional remote sense.
- The modulated RF signal can be any 50 Ohm generator.
- Usage of a remote sense filter to adjust the power supply voltage level is recommended.
- Benchtop power supply with greater than 12.6 V output range with sufficient current capabilities and with sense line.

1
2
3
4
5
6
7
8
9
10
11

1

2 **6.8 Clocking Considerations**

3 **6.8.1 Data Path Description**

4 Within a module, host electrical and module media lanes are grouped together into a logical concept called a data
5 path. A data path is intended to represent a group of lanes over which a block of data is distributed that will be
6 powered up or down and initialized together. Some examples include a X4 to X4 module implementation, where
7 the data path would include four host electrical lanes and four module media lanes, or a X16 to X16 module
8 implementation, where the data path would include sixteen host electrical lanes and sixteen module media lanes.
9

10 **6.8.2 Tx Clocking Considerations**

11 Within a given Tx data path (x4, x8, or x16) the host is responsible for ensuring that all electrical lanes delivered
12 to the module are frequency synchronous (sourced from the same clock domain). If a module supports multiple
13 Tx data paths (2 instances of x4 in x8 module, 4 instances of x4 in x16 module, or 2 instances of x8 in x16 module)
14 running concurrently, the different Tx data paths can either all be in a single clock domain or separate clock domain.
15 The module advertises which of these two modes it supports via the management registers.
16

17 If the module supports multiple Tx data paths running concurrently in a single clock domain, the module shall
18 ensure that active Tx data paths continue to operate undisturbed even as other Tx data paths (and their associated
19 Tx input lanes) are enabled/disabled by the host.
20

21 **6.8.3 Rx Clocking Considerations**

22 Within a given Rx data path (x4, x8, or x16) all lanes received on the module media interface are required to be
23 frequency synchronous (sourced from the same clock domain). If a module supports multiple Rx data paths running
24 concurrently, the module shall allow the different Rx data paths to be asynchronous from each other (sourced from
25 separate clock domains).
26

27 **6.9 ESD**

28 Where ESD performance is not otherwise specified, e.g., in the Ethernet specification, the PCIe FPP modules shall
29 meet ESD requirements given in EN61000-4-2, criterion B test specification when installed in a properly grounded
30 cage and chassis. The units are subjected to 15 kV air discharges during operation and 8 kV direct contact
31 discharges to the case. All the PCIe FPP (SFF-TA-1039) modules and host pads including high speed signal pads
32 shall withstand 1000 V electrostatic discharge based on Human Body Model per JEDEC JS-001 [12] and IEC
33 EN61000-4-2 [13].