

# New Project Proposal: SFF-TA-1040

Presented: January 17<sup>th</sup>, 2025

Presenter: Egide Murisa, Molex LLC

E-Mail: [Egide.Murisa@molex.com](mailto:Egide.Murisa@molex.com)


Supporters: Egide Murisa [Molex], Michael Gregoire [Dell],  
Hugo Beltran [Intel], Daniel Gorenc [TE]

# New Project Proposal: SFF-TA-1040


- Low profile, direct-to-contact (non-paddlecard) cable assembly & connector solution supporting PCIe 7.0 data rates.
- Editor(s): Egide Murisa
- Supporters:
  1. Egide Murisa, Molex LLC
  2. Michael Gregoire, Dell
  3. Hugo Beltran, Intel
  4. Daniel Gorenc, TE

# New Project Proposal: SFF-TA-1040

Form Factor				
Pitch	0.6mm			
Cable Plug Type	Vertical	Right Angle	Angle Exit	Side Exit
PCB Receptacle Type	Vertical (SMT & through Hole)			
Number of differential Pairs	24DP (x8, 74p) initially; additional pair sizes to follow			
Cable AWG supported	28-32 AWG twinax (high speed)			
Electrical Specification:				
Impedance	85Ω			
Maximum Current Supported	0.65A on 30 AWG wire			




# New Project Proposal: SFF-TA-1040








# New Project Proposal: SFF-TA-1040

## PCB Receptacle Connector








# New Project Proposal: SFF-TA-1040



Mated connector model

# New Project Proposal: SFF-TA-1040



1m cable assembly model

# New Project Proposal: SFF-TA-1040

- IP Declaration:

- NOTE: The document will undergo an IP disclosure period prior to publication per the SNIA SFF Process Guide



# Thank You

SNIA SFF TA Contact: [sff\\_ta\\_twgchair@snia.org](mailto:sff_ta_twgchair@snia.org)

SNIA SFF TA URL: <https://www.snia.org/sff>