

New Project Proposal: SFF-TA-1027

Presented: 6-9-2023

Editor: Paul Coddington [Amphenol]

Supporters: Paul Coddington [Amphenol], Scott Sommers [Molex], Dan Gorenc [TE Connectivity], Glenn Moore [FIT], Vera Koleva [Coherent] Jeffery Maki [Juniper], Scott Shuey [Lotes Inc.], Piers Dawe [NVIDIA]

New Project Proposal: SFF-TA-1027

- Re-open the SFF-TA-1027 (QSFP2 Mechanical) to include additional definitions of modules, connectors, and cages to support 224G applications.
- Editor: Paul Coddington [Amphenol]
- Supporters:
 - 1. Amphenol
 - 2. Molex
 - 3. TE
 - 4. FIT
 - 5. Coherent
 - 6. Juniper
 - 7. Lotes
 - 8. NVIDIA

New Project Proposal: SFF-TA-1027

Summary of additional material:

- New Footprint Option
- Alternate Latching Mechanism, "Angled-Latch"
- Updated Dimensions and Tolerances supporting faster data rates and intended compatibility with the future QSFP-DD1600 design

Maintain speed independent mechanical specification

Compatibility of module types and connector/cage versions will be specified



New Footprint Option



		52	GND
1	GND	51	GND
2	GND	50	TX1N
3	TX2N	49	TX1P
4	TX2P	48	GND
5	GND	47	GND
6	GND	46	TX3N
7	TX4N	45	ТХЗР
8	TX4P	44	GND
9	GND	43	GND
10	GND	42	LPMode/TxDis
11	MODSEL_L	41	VCC1
12	RESET_L	40	VCCTX
13	VCCRX	39	VCCTX
14	VCCRX	38	INT_L/RxLOS
15	SCL	37	MODPRS_L
16	SDA	36	GND
17	GND	35	GND
18	GND	34	RX4P
19	RX3P	33	RX4N
20	RX3N	32	GND
21	GND	31	GND
22	GND	30	RX2P
23	RX1P	29	RX2N
24	RX1N	28	GND
25	GND	27	GND
26	GND		

• 0.6mm, 52-pos receptacle with "LL" soldertail configuration

SNIA.

4 | © 2023 SNIA. All Rights Reserved.

Critical Addition Example

Alternate Latching Mechanism

Cage Flap Length = MIN 7mm

Definition of Cage Flap Length provides a reference for multi-vendor compatibility across implementations of the angled-latch

Module Latch Pocket Depth = MIN 0.9mm

Definition of the Latch Pocket Depth and related dimensions provides a verifiable baseline of the improvements associated with a reliable, angled-latch implementation



The "Angled-Latch" concept enables better control of the mechanical interface between the module and the receptacle

New Project Proposal: SFF-TA-1027

IP Declaration:

- SFF-TA-1027 Rev 1.0 is currently in the IP disclosure period now, per the SNIA SFF TA TWG Process Guide
- NOTE: The document will undergo an additional IP disclosure period at the completion of Rev 2.0 publication per the SNIA SFF TA TWG Process Guide
- Estimated window for Rev 2.0 Publication is Q4 '23
- Editorial Points of Contact:
 - Paul Coddington, Amphenol
 - Scott Sommers, Molex
 - Michael Scholeno, Amphenol