

## **REF-TA-1012**

Specification for

# Pin Assignment Reference for SFF-TA-1002 Connectors

Rev 0.0.32 November October 2508, 20198

Secretariat: SFF TA TWG

This specification provides a common reference for systems manufacturers, system integrators, and suppliers.

This specification is made available for public review, and written comments are solicited from readers. Comments received by the members will be considered for inclusion in future revisions of this specification.

The description of a connector in this specification does not assure that the specific component is actually available from connector suppliers. If such a connector is supplied it must comply with this specification to achieve interoperability between suppliers.

ABSTRACT:

This specification is a reference document that describes pin assignments from application specifications across the industry for the connector defined by SFF-TA-1002. Some of the signal definitions are specified by organizations outside of SNIA and include Gen-Z, and Open Compute Platform (OCP).

### POINTS OF CONTACT:

Name Bill Lynn Dell EMC Company

John Norton Hewlett Packard Enterprise Mark Carlson **Kioxia** 

Chairman SFF TA TWG SFF-Chair@snia.org

Email: SFF-Chair@snia.

john.norton@hpe.com

mark.carlson@kioxia.com

**Field Code Changed** 

#### **Intellectual Property**

The user's attention is called to the possibility that implementation of this Specification may require the use of an invention covered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims or of any patent rights in connection therewith.

This specification is considered SNIA Architecture and is covered by the SNIA IP Policy and as a result goes through a request for disclosure when it is published. Additional information can be found at the following locations:

- Results of IP Disclosures: http://www.snia.org/sffdisclosures
- SNIA IP Policy: http://www.snia.org/ippolicy

#### Copyright

The SNIA hereby grants permission for individuals to use this document for personal use only, and for corporations and other business entities to use this document for internal use only (including internal copying, distribution, and display) provided that:

- 1. Any text, diagram, chart, table or definition reproduced shall be reproduced in its entirety with no alteration, and,
- Any document, printed or electronic, in which material from this document (or any portion hereof) is reproduced shall acknowledge the SNIA copyright on that material, and shall credit the SNIA for granting permission for its reuse

Other than as explicitly provided above, there may be no commercial use of this document, or sale of any part, or this entire document, or distribution of this document to third parties. All rights not explicitly granted are expressly reserved to SNIA.

Permission to use this document for purposes other than those enumerated (Exception) above may be requested by e-mailing copyright\_request@snia.org. Please include the identity of the requesting individual and/or company and a brief description of the purpose, nature, and scope of the requested use. Permission for the Exception shall not be unreasonably withheld. It can be assumed permission is granted if the Exception request is not acknowledged within ten (10) business days of SNIA's receipt. Any denial of permission for the Exception shall include an explanation of such refusal.

## Disclaimer

The information contained in this publication is subject to change without notice. The SNIA makes no warranty of any kind with regard to this specification, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The SNIA shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this specification.

Suggestions for revisions should be directed to http://www.snia.org/feedback/

#### Foreword

The development work on this specification was done by the SNIA SFF TWG, an industry group. Since its formation as the SFF Committee in August 1990, the membership has included a mix of companies which are leaders across the industry.

For those who wish to participate in the activities of the SFF TWG, the signup for membership can be found at:  $\frac{http://www.snia.org/sff/join}{http://www.snia.org/sff/join}$ 

The complete list of SFF Specifications which have been completed or are currently being worked on by the SFF Committee is contained in the document SFF-8000 which can be found at:

http://www.snia.org/sff/specifications

Suggestions for improvement of this specification will be welcome, they should be submitted to:

http://www.snia.org/feedback

## **Revision History**

Rev 0.0.1 November 7, 2018:
-Initial draft
Rev 0.0.2 November 8, 2018:

-Added PECFF and 4C+/OCP segment pinouts -Added clarification details to Overview section

**Rev 0.0.3** October 25, 2019:

-Added SNIA Native NVMe-oF Drive Specification pinouts

D	RAFT	REF-TA-1012 Rev 0.0.3
CC	ONTENTS	
RE	F-TA-1012	1
Alı	ernate Pin Assignment Reference for SFF-TA-1002	1
1.	Scope	5
2.	References 2.1 Industry Documents 2.2 Conventions	
3.	SFF-TA-1002 Connector Variations 3.1 Overview 3.2 Signal Assignments	
	ble 2-1 Color Code Reference ble 3-1 SFF-TA-1002 Alternate signal assignments	TABLES

### 1. Scope

This reference document lists a series of pin assignments for the connector defined by SFF-TA-1002. This document is for reference only and represents a snapshot in time. Signal assignments shown in this document include the following:

- · EDSFF form factor signal assignments as defined by SFF-TA-1009
- Open Compute Platform NIC signal assignments as defined by OCP NIC 3.0 pinout table
- Gen-Z signal assignments defined by Gen-Z Scalable Connector Specification 1.1
- PCIe® Add-in Card signal assignments defined by PCIe Enclosure Compatible Form Factor (PECFF)
   Specification 1.0
- SNIA Native NVMe-oF Drive Specification

#### 2. References

#### 2.1 Industry Documents

- SFF-TA-1002 Protocol Agnostic Multi-Lane High Speed Connector
- SFF-TA-1009 Enterprise and Datacenter SSD Pin and Signal Specification
- OCP NIC 3.0 0v82
- Gen-Z Scalable Connector Specification v1.1
- -\_Gen-Z PECFF Specification v1.0
- SNIA Native NVMe-oF Drive Specification v1.0

#### 2.2 Conventions

Signals in Table 3-1 are color coded according to their general function. The signal groupings include power, ground, control, and data path. Pin assignments for power, ground, and data path are required to be the same for all variations of the SFF-TA-1002 connector. Control signals are not required to be the same for the different variations. The definition for the color coding is shown in Table 2-1

**TABLE 2-1 COLOR CODE REFERENCE** 

Power Signals	
Ground Signals	
Control Signals	
Data Path Signals	
Connector Key	
Unsupported Signals	

### 3. SFF-TA-1002 Connector Variations

#### 3.1 Overview

The SFF-TA-1002 connector system supports five configurations referred to as 1C, 2C, 4C+ and 4C-HP. These configurations are summarized for reference in this documents below. Refer to SFF-TA-1002 for complete definitions of these connectors

- a. 1C Connector: A connector with 56 contacts with up to 18 differential pairs of data signals in a GSSGSSG configuration.
- 2C Connector: A connector with 84 contacts with up to 26 differential pairs of data signals in a GSSGSSG configuration.
- 4C Connector: A connector with 140 contacts with up to 44 differential pairs of data signals in a GSSGSSG configuration.

SFF-TA-1002 Alternate Pinout Reference

d. 4C+ Connector: A connector with 168 contacts with up to 52 differential pairs of data signals in a GSSGSSG configuration.

e. 4C-HP Connector: A connector with 140 contacts with up to 44 differential pairs of data signals in a GSSGSSG configuration and a high power segment with two key sizes for different power voltages as defined in the Gen-Z Scalable Connector Specification v1.1.

Each interface variation (EDSFF, OCP, and Gen-Z) supports x4, x8, and x16 device connections. OCP and PECFF also have the option to support a x32 interface by connecting to two 4C (x16) connectors. For the purposes of describing these configurations in this document, the first 4C connector with the first 32 differential pairs is termed "Primary" and the second 4C connector with the second group of 32 differential pairs is termed "Secondary". PECFF may support either a 4C+ or a 4C-HP interface but not both simultaneously.



# 3.2 Signal Assignments

The following table shows pin assignments for SFF-TA-1002  $\,$ 

# TABLE 3-1 SFF-TA-1002 PIN ASSIGNMENTS

Pin   TA-1009   OCP NIC   OCP NIC   OCP NIC   OF NIC   OF NIC   OF NIC   OF High Pwr)   OCE Of High Pwr)				3-1 SFF-1A-100		1		
PERST2#	Pin	TA-1009			GEN-Z			
A03	AO1		PERST2#			Ŭ ,		11//
RBT_ARB_IN   RBT_ARB_UT   RBT_ARB_OUT   RBT_ARB_OUT   RBT_ARB_OUT   RBT_ARB_OUT   RBT_ARB_OUT   RBT_TXD1   RBT_TXD1   RBT_TXD1   RBT_TXD1   RBT_TXD1   RBT_TXD1   RBT_TXD0   R	AO2		PERST3#			PERST3#		
RBT_ARB_OUT   RBT_ARB_OUT   RBT_ARB_OUT   SLOT_ID1   SLOT_ID1   SLOT_ID1   SLOT_ID1   RBT_TX_EN   RB	AO3		,WAKE#			,WAKE#		///
A06 A07 A08 A08 A09 A09 A010 A010 A010 A011 A011 A012 A012 A013 A014 A014 A014 A015 A014 A016 A017 A018 A018 A019 A019 A010 A010 A010 A010 A010 A010	AO4		RBT_ARB_IN			RBT_ARB_IN		///
A07	AO5		RBT_ARB_OUT			RBT_ARB_OUT		
AO8	AO6		SLOT_ID1			SLOT_ID1		
A09	AO7		RBT_TX_EN			RBT_TX_EN		
A010	AO8		RBT_TXD1			RBT_TXD1		
A011	AO9		RBT_TXD0			RBT_TXD0		
A012	AO10		GND			GND		
AO13 AO14 AO14 AO14 AO14 AO14 AO14 AO14 AO14	AO11		REFCLKn3			REFCLKn3		
AD14	AO12		REFCLKp3			REFCLKp3		
AH1	AO13		GND			GND		
AH1	AO14		RBT_CLK_IN			RBT_CLK_IN		
AHI  AH2  AH2  AH2  AH2  AH2  AH2  AH2						KEY		
AH2	AH1				_			\\\
REY   REY			KEY					\\
A1         GND         GND         GND/Res         GND/Res         Res         GND           A2         GND         GND         GND         GND/Res         GND/Res         Res         GND           A3         GND         GND         GND         GND/Res         GND/Res         Res         GND           A4         GND         GND         GND         GND/Res         GND/Res         Res         GND           A5         GND         GND         GND         GND/Res         GND/Res         Res         GND           A6         GND         GND         GND/Res         GND/Res         Res         GND           A7         SMBCLK         SMCLK         SMCLK         MGMT_CLK         SMCLK         Res         SMBCLK           A8         SMBDAT         SMDAT         SMDAT         SMDAT         SMDAT         Res         SMBDAT           A9         SMBRST#         SMRST#         SMRST#         MGMT_RST#         SMRST#         Res         SMBST           A10         LED#/ACTIVITY         PRSNTA#         PRSNTA#         LED#/ACTIVITY         Res         LED#/ACTIVITY           A11         PERST1#         PERST1#         PERST1#	AH2				_			\ \\
A2					A			
A3         GND         GND         GND         GND/Res         GND/Res         Res         GND           A4         GND         GND         GND         GND/Res         GND/Res         Res         GND           A5         GND         GND         GND         GND/Res         GND/Res         Res         GND           A6         GND         GND         GND         GND/Res         GND/Res         Res         GND           A7         SMBCLK         SMCLK         SMCLK         SMCLK         SMCLK         SMCLK         Res         SMBCLK           A8         SMBDAT         SMDAT         SMDAT         MGMT_CLK         SMCLK         Res         SMBCLK           A8         SMBDAT         SMDAT         MGMT_DAT         SMDAT         Res         SMBDAT           A9         SMBRST#         SMRST#         MGMT_RST#         SMRST#         Res         SMBDAT           A10         ACTIVITY         PRSNT3#         RES         Res         ACTIVITY           A11         PERST1#         PERST1#         PERST1#         CLKREQ#         Res         ENRST1#           A12         PRSNT0#         PRSNTB2#         PRSNTB2#         PRSNT_1C#								7///
A4		-					Res	——————————————————————————————————————
A5	-	-			-			711
A6         GND         GND         GND/Res         GND/Res         Res         GND           A7         \$MBCLK         \$MCLK	-						Res	
A7 \$MBCLK \$MCLK \$MCLK \$MMMT_CLK \$MMCLK Res \$MBCLK A8 \$MBDAT \$MDAT \$MDAT \$MMAT_DAT \$MMAT Res \$MBDAT \$MMAT_DAT \$MMAT_D		GND	GND	GND	·	GND/Res	Res	GND
A8         \$MBDAT         \$MDAT         \$MGMT_DAT         \$MDAT         \$Res         \$MBDAT           A9         \$MBRST#         \$MRST#         \$MRST#         \$MRST#         \$MRST#         \$Res         \$MBST           A10         \$LED#/ ACTIVITY         \$PRSNTA#         \$LED#/ ACTIVITY         \$RES         \$Res         \$LED#/ ACTIVITY           A11         \$PERST1#/ CLKREQ#         \$PERST1#/ CLKREQ#         \$CLKREQ#         \$RES         \$ENRST1#/           A12         \$PRSNT0#         \$PRSNTB2#         \$PRSNT_1C#         \$PRSNT1#         \$PRSNT6#         \$PRSNT0#/           A13         \$GND         \$GND         \$GND         \$GND         \$RES         \$GND           A14         \$REFCLKn1         \$REFCLKn1         \$REFCLKn1         \$REFCLKn1         \$RES         \$GND           A15         \$REFCLKp1         \$REFCLKp1         \$REFCLKp1         \$REFCLKp1         \$REFCLKp1         \$REFCLKp1         \$RES           A16         \$GND	-	-			· ·			7/1
A9 \$MBRST# SMRST# SMRST# MGMT_RST# SMRST# Res SMBRST  A10 \$\frac{1}{2}\text{LED#}/\text{ACTIVITY} \text{ PRSNTA# PRSNTA# ACTIVITY Res Res ACTIVITY} \text{ACTIVITY} ACTI	A7	SMBCLK	SMCLK	SMCLK	MGMT_CLK	SMCLK	Res	<u>SMBCLK</u> \\\
A10		SMBDAT	SMDAT	SMDAT	MGMT_DAT	SMDAT	Res	<u>SMBDAT</u> \\\
ACTIVITY  ACTIVI	A9		SMRST#	SMRST#	=	SMRST#	Res	
A11	A10	-	PRSNTA#	PRSNTA#	·	Res	Res	
A13         GND         GND         GND         GND         GND         Res         GND           A14         REFCLKn1         REFCLKn1         REFCLKn1         REFCLKn1         REFCLKn1         RES           A15         REFCLKp1         REFCLKp1         REFCLKp1         REFCLKp1         REFCLKp1         RES           A16         GND         GND         GND         GND         GND         GND	A11		PERST1#	PERST1#		CLKREQ#	Res	ENRST1#
A14         REFCLKn1         REFCLKn1         REFCLKn1         REFCLKn1         REFCLKn1         REFCLKn1         REFCLKn1         REFCLKn1         RES           A15         REFCLKp1         REFCLKp1         REFCLKp1         REFCLKp1         REFCLKp1         RES           A16         GND         GND         GND         GND         GND         GND	A12	PRSNT0#	PRSNTB2#	PRSNTB2#	PRSNT_1C#	PRSNT1#	PRSNT6#	PRSNT0#
A15         REFCLKp1         REFCLKp1         REFCLKp1         REFCLKp1         REFCLKp1         REFCLKp1         Res           A16         GND	A13	GND	GND	GND	GND	GND	Res	GND
A16 GND GND GND GND GND GND GND	A14	REFCLKn1	REFCLKn1	REFCLKn1	REFCLKn1	REFCLKn1	Res	
	A15	REFCLKp1	REFCLKp1	REFCLKp1	REFCLKp1	REFCLKp1	Res	
A17 PERNO PERNO PERNO PERNO PERNO PERNO PETN31 ENRINO	A16	GND	GND	GND	GND	GND	GND	GND, <
TENIO TENIO	A17	PERn0	PERn0	PERn0	RX0n	PERn0	PETn31	<u>ENR∓n0</u>

SFF-TA-1002 Alternate Pinout Reference

 $\begin{array}{c} {\rm Page} \ 7 \\ {\rm Copyright} \ @ \ 201\underline{98} \ {\rm SNIA. \ All \ rights \ reserved.} \end{array}$ 

Formatted
Formatted
Formatted
Formatted

Formatted Table	
Formatted	
Formatted	[]
Formatted	
Formatted	
Formatted	
Formatted Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	

...

							//
A18	PERp0	PERp0	PERp0	RX0p	PERp0	PETp31	ENR <del>I</del> p0
A19	GND	GND	GND	GND	GND	GND	<u>GND</u>
A20	PERn1	PERn1	PERn1	RX1n	PERn1	PETn30	ENR∓n1
A21	PERp1	PERp1	PERp1	RX1p	PERp1	PETp30	ENR#p1
A22	GND	GND	GND	GND	GND	GND	GND
A23	PERn2	PERn2	PERn2	RX2n	PERn2	PETn29	ENR∓n2
A24	PERp2	PERp2	PERp2	RX2p	PERp2	PETp29	ENR <del>T</del> p2
A25	GND	GND	GND	GND	GND	GND	GND
A26	PERn3	PERn3	PERn3	RX3n	PERn3	PETn28	ENR <del>T</del> n3
A27	PERp3	PERp3	PERp3	RX3p	PERp3	PETp28	ENR∓p3
A28	GND	GND	GND	GND	GND	GND	GND
	KEY	KEY	KEY	KEY	K <u>EY</u> ey	K <u>EY</u> ey	<u>KEY</u>
A29	GND	GND	GND	GND	GND	GND	GND
A30	PERn4	PERn4	PERn4	RX4n	PERn4	PETn27	ENR <del>T</del> n4
A31	PERp4	PERp4	PERp4	RX4p	PERp4	PETp27	ENR <del>I</del> p4
A32	GND	GND	GND	GND	GND	GND	GND
A33	PERn5	PERn5	PERn5	RX5n	PERn5	PETn26	ENRTn5
A34	PERp5	PERp5	PERp5	RX5p	PERp5	PETp26	ENR∓p5
A35	GND	GND	GND	GND	GND	GND	GND
A36	PERn6	PERn6	PERn6	RX6n	PERn6	PETn25	ENR <del>I</del> n6
A37	PERp6	PERp6	PERp6	RX6p	PERp6	PETp25	ENR <del>T</del> p6
A38	GND	GND	GND	GND	GND	GND	GND
A39	PERn7	PERn7	PERn7	RX7n	PERn7	PETn24	ENR <del>T</del> n7
A40	PERp7	PERp7	PERp7	RX7p	PERp7	PETp24	ENR <del>T</del> p7
A41	GND	GND	GND	GND	GND	GND	GND
A42	RFU	PRSNTB1#	PRSNTB1#	Res	Res	Res	<u>RFU</u>
	KEY	KEY	KEY	KEY	K <u>EY</u> ey	KEYey	<u>KEY</u>
A43	GND	GND	GND	GND	GND	GND	\\
A44	PERn8	PERn8	PERn8	RX8n	PERn8	PETn23	\/
A45	PERp8	PERp8	PERp8	RX8p	PERp8	PETp23	\\\
A46	GND	GND	GND	GND	GND	GND	\//
A47	PERn9	PERn9	PERn9	RX9n	PERn9	PETn22	\\\
A48	PERp9	PERp9	PERp9	RX9p	PERp9	PETp22	\\\
A49	GND	GND	GND	GND	GND	GND	\\\
A50	PERn10	PERn10	PERn10	RX10n	PERn10	PETn21	\\\
A51	PERp10	PERp10	PERp10	RX10p	PERp10	PETp21	\\\
A52	GND	GND	GND	GND	GND	GND	\\\
A53	PERn11	PERn11	PERn11	RX11n	PERn11	PETn20	
A54	PERp11	PERp11	PERp11	RX11p	PERp11	PETp20	///
A55	GND	GND	GND	GND	GND	GND	\\\
A56	PERn12	PERn12	PERn12	RX12n	PERn12	PETn19	\\\
A57	PERp12	PERp12	PERp12	RX12p	PERp12	PETp19	\\\
							(//
A58	GND	GND	GND	GND	GND	GND	///

SFF-TA-1002 Alternate Pinout Reference

 $${\rm Page}\ 8$$  Copyright © 20198 SNIA. All rights reserved.

Formatted

Formatted	
Formatted	
Formatted	<u></u>
Formatted	<u></u>
Formatted	
Formatted	<u></u>
Formatted	
Formatted	(
Formatted	<u>(</u>
Formatted	
Formatted	<u>(</u>
Formatted	
Formatted	<u>(</u>
Formatted	
Formatted	
Formatted	
Formatted	
Formatted	<u>(</u>
Formatted	
Formatted	

A59	PERn13	PERn13	PERn13	RX13n	PERn13	PETn18	
A60	PERp13	PERp13	PERp13	RX13p	PERp13	PETp18	
A61	GND	GND	GND	GND	GND	GND	
A62	PERn14	PERn14	PERn14	RX14n	PERn14	PETn17	
A63	PERp14	PERp14	PERp14	RX14p	PERp14	PETp17	
A64	GND	GND	GND	GND	GND	GND	
A65	PERn15	PERn15	PERn15	RX15n	PERn15	PETn16	
A66	PERp15	PERp15	PERp15	RX15p	PERp15	PETp16	
A67	GND	GND	GND	GND	GND	GND	
A68	RFU	USB_DATn	UART_RX	Res	Res	Res	
A69	RFU	USB_DATp	UART_TX	Res	Res	Res	
A70	RFU	PWRBRK#	PWRBRK#	Res	Res	Res	

Formatted: Font: 10 pt

Formatted: Centered

Note 1: Gen-Z and PECFF supports optional power pins to allow for high power implementations. The high power options support either 12V or 48V implementations. Pins A1-6 and B1-6 are Res in 48V pinouts.

DRAFT

Table 3-1 SFF-TA-1002 Alternate Signal Assignments (continued)

				~			//	Formatted	_ []
		Table 3-1 SFF-TA	A-1002 Alternate	Signal Assignme	nts (continued)		///	Formatted	
DE TRA 1000 OCP NIC OC								Formatted	
Pin	TA-1009	OCP NIC (Primary)	OCP NIC (Secondary)	GEN Z	OCP or High	PECFF (Secondary)	NVMe-oF	Formatted	
		•	(Secondary)		Pwr)	(Secolidary)	<u>Drive</u> //	Formatted	
BO1		NIC_PWR_GOOD			NIC_PWR_GOOD			Formatted	
BO2		MAIN_PWR_EN			MAIN_PWR_EN			Formatted	
BO3		LD#			LD#			Formatted	
BO4		DATA_IN			DATA_IN			Formatted	
BO5		DATA_OUT			DATA_OUT			Formatted	
BO6		CLK			CLK			Formatted	
BO7		\$LOT_ID0			\$LOT_ID0			Formatted	
BO8		RBT_RXD1			RBT_RXD1			Formatted	
BO9		RBT_RXD0			RBT_RXD0			Formatted	
BO1					• -			Formatted	
0		GND			GND			Formatted	
BO1		REFCLKn2			REFCLKn2			Formatted	
1		A.E. 0			, C			Formatted	
BO1 2		REFCLKp2			REFCLKp2			Formatted	
BO1		CND			CND			Formatted	
3		GND			GND			Formatted	
BO1		RBT_CRS_DV			RBT_CRS_DV		_ // //	Formatted	
4					KEY			Formatted	Ä
				12V / 48V	12V / 48V (note			Formatted	
BH1		KEY		(note 1)	1)		\\\\\	Formatted	
ВНО		, T		GND	GND			Formatted	<u></u>
				KEY	KEY			Formatted	
D.1	42.1/	131/ 5005	421/ 50.05	12 V / Res			<u>12 V</u>	Formatted	
B1	12 V	+12V_EDGE	+12V_EDGE	(note 2)	12V/Res	Res		Formatted	
В2	12 V	+12V_EDGE	+12V_EDGE	12 V / Res	12V/Res	Res	12 V	Formatted	
				(note 2)	,		1210	Formatted	
В3	12 V	+12V_EDGE	+12V_EDGE	12 V / Res (note 2)	12V/Res	Res	<u>12 V</u>	Formatted	
				12 V / Res			<u>12 V</u>	Formatted	
B4	12 V	+12V_EDGE	+12V_EDGE	(note 2)	12V/Res	Res		Formatted	
В5	12 V	+12V_EDGE	+12V_EDGE	12 V / Res	12V/Res	Res	<u>12 V</u>	Formatted	<u> </u>
<b>D</b> 3	<u></u>	121_2002	121_2562	(note 2)	22171100			Formatted	
В6	12 V	+12V_EDGE	+12V_EDGE	12 V / Res (note 2)	12V/Res	Res	<u>12 V</u>	Formatted	
В7	MFG	BIFO#	BIFO#	Wake#/MFG	Wake#/MFG	Res	MFG	Formatted Table	
B8	RFU	BIF1#	BIF1#	PWR_BREAK	PWR_BREAK	Res	RFU	Formatted	
В9	DUALPORTEN#	BIF2#	BIF2#	_	DualPortEn#		DUALPORTEN	Formatted	
	^			DualPortEn#		Res	ENRSTO#	Formatted	
B10	PERSTO#	PERSTO#	PERSTO#	PERSTO#	PERSTO#	Res		Formatted	$\overline{}$
B11	3.3 VAux	+3.3V_EDGE	+3.3V_EDGE	3.3 VAux	3.3VAux	Res	3.3 VAux	Formatted	
B12	PWRDIS	AUX_PWR_EN	AUX_PWR_EN	PWRDIS	PWRDIS	Res	PWIRDIS	Formatted Table	
B13	GND	GND	GND	GND	GND	Res	GND	Formatted	
B14	REFCLKn0	REFCLKn0	REFCLKn0	REFCLKn0	REFCLKn0	Res		Formatted	
B15	REFCLKp0	REFCLKp0	REFCLKp0	REFCLKp0	REFCLKp0	Res		Formatted	
CEE TA	1002 114	Dinaut Dafaranaa				D	ngo 10		

SFF-TA-1002 Alternate Pinout Reference

Formatted Table

Formatted

REF-TA-1012 Rev 0.0.3

DRAFT

REF-TA-1012 Rev 0.0.3

B16	GND	GND	GND	GND	GND	GND	<u>GND</u> //	
B17	PETn0	PETn0	PETn0	TX0n	PETn0	PERn31	ENTRn0	
B18	PETp0	PETp0	PETp0	TX0p	PETp0	PERp31	ENTRp0	
B19	GND	GND	GND	GND	GND	GND	GND	
B20	PETn1	PETn1	PETn1	TX1n	PETn1	PERn30	ENTBn1	
B21	PETp1	PETp1	PETp1	TX1p	PETp1	PERp30	ENTRp1	
B22	GND	GND	GND	GND	GND	GND	GND	
B23	PETn2	PETn2	PETn2	TX2n	PETn2	PERn29	ENTRn2	
B24	PETp2	PETp2	PETp2	TX2p	PETp2	PERp29	ENTRp2	
B25	GND	GND	GND	GND	GND	GND	GND	
B26	PETn3	PETn3	PETn3	TX3n	PETn3	PERn28	ENTRn3	
B27	PETp3	PETp3	PETp3	TX3p	PETp3	PERp28	ENTRp3	
B28	GND	GND	GND	GND	GND	GND	GND	
	KEY	KEY	KEY	KEY	K <u>EY</u> ey	K <u>EY</u> ey	KEY	
B29	GND	GND	GND	GND	GND	GND	GND	
B30	PETn4	PETn4	PETn4	TX4n	PETn4	PERn27	ENTRn4	
B31	PETp4	PETp4	PETp4	TX4p	PETp4	PERp27	ENTRp4	
B32	GND	GND	GND	GND	GND	GND	GND	
B33	PETn5	PETn5	PETn5	TX5n	PETn5	PERn26	ENTRh5	
B34	PETp5	PETp5	PETp5	TX5p	PETp5	PERp26	ENTRp5	
B35	GND	GND	GND	GND	GND	GND	GND	
B36	PETn6	PETn6	PETn6	TX6n	PETn6	PERn25	ENTRn6	
B37	PETp6	PETp6	PETp6	TX6p	PETp6	PERp25	ENTRp6	
B38	GND	GND	GND	GND	GND	GND	GND	
B39	PETn7	PETn7	PETn7	TX7n	PETn7	PERn24	ENTR <sub>n7</sub>	
B40	PETp7	PETp7	PETp7	TX7p	PETp7	PERp24	ENTR <sub>D</sub> 7	
B41	GND	GND	GND	GND	GND	GND	GND	
B42	PRSNT1#	PRSNTB0#	PRSNTB0#	Res	PRSNT2#	PRSNT5#	PRSNT1#	
	KEY	KEY	KEY	KEY	K <u>EY</u> ey	KEYey	<u>KEY</u>	
B43	GND	GND	GND	GND	GND	GND		
B44	PETn8	PETn8	PETn8	TX8n	PETn8	PERn23	\\\\\\\	
B45	PETp8	PETp8	PETp8	TX8p	PETp8	PERp23	\\\\\\	
B46	GND	GND	GND	GND	GND	GND	\\\\\\\\	
B47	PETn9	PETn9	PETn9	TX9n	PETn9	PERn22	\\\\\\\\	
B48	РЕТр9	PETp9	PETp9	TX9p	PETp9	PERp22	\\\\\\	
B49	GND	GND	GND	GND	GND	GND	\\\\\\	
B50	PETn10	PETn10	PETn10	TX10n	PETn10	PERn21	\\\\\\\	
B51	PETp10	PETp10	PETp10	TX10p	PETp10	PERp21	\\\\\\\	
B52	GND	GND	GND	GND	GND	GND	\\\\\\\	
B53	PETn11	PETn11	PETn11	TX11n	PETn11	PERn20	\\\\\\\	
B54	PETp11	PETp11	PETp11	TX11p	PETp11	PERp20	\\\\\\\	
B55	GND	GND	GND	GND	GND	GND	\\\\\\\	
B56	PETn12	PETn12	PETn12	TX12n	PETn12	PERn19	1111111	

SFF-TA-1002 Alternate Pinout Reference

 $\label{eq:page 11} Page \ 11$  Copyright © 20198 SNIA. All rights reserved.

X	Formatted	<u></u>
Z		<u></u>
J		<u></u>
		<u></u>
	Formatted	···
		<u></u>
	F	
	F	$\overline{}$
	F	
/		
_		
\		<u></u>
		<u></u>
/		<u></u>
		<u></u>
		<u></u>
Ų		(
	Formatted	
/		(
V	Formatted	<u></u>
	Formatted	<u></u>
1		<u></u>
7	Formatted	<u></u>
7	Formatted	<u></u>
H	Formatted	(
H	Formatted	<u></u>
1	Formatted	<u></u>
1		<u></u>
/		<u></u>
1	Formatted	<u></u>
1	Formatted	<u></u>
	Formatted	<u></u>
$\langle \rangle$	(	···
		<u></u>
()		<u></u>
	Formatted	(
	P	···
	Formatted	
	Formatted	$\overline{}$
	Formatted	<u></u>
	Formatted	
N	Formatted	
1	Formatted	
	Formatted	
	F1	
\\	Formatted	<u></u>
//		<u></u>
V	Formatted	
1	Formatted	(
1	Formatted	<u></u>
1		<u></u>
1	Formatted	<u></u>
V	Formatted	<u></u>
1	Formatted	<u></u>
N	Formatted	<u></u>
1	Formatted	<u></u>
V	Formatted	<u></u>
- 4		

Formatted

B57	PETp12	PETp12	PETp12	TX12p	PETp12	PERp19	Formatted: Font: 10 pt
B58	GND	GND	GND	GND	GND	GND	Formatted: Font: 10 pt
B59	PETn13	PETn13	PETn13	TX13n	PETn13	PERn18	Formatted: Font: 10 pt
B60	PETp13	PETp13	PETp13	TX13p	PETp13	PERp18	Formatted: Font: 10 pt
B61	GND	GND	GND	GND	GND	GND	Formatted: Font: 10 pt
B62	PETn14	PETn14	PETn14	TX14n	PETn14	PERn17	Formatted: Font: 10 pt
B63	PETp14	PETp14	PETp14	TX14p	PETp14	PERp17	Formatted: Font: 10 pt
B64	GND	GND	GND	GND	GND	GND	Formatted: Font: 10 pt
B65	PETn15	PETn15	PETn15	TX15n	PETn15	PERn16	Formatted: Font: 10 pt
B66	PETp15	PETp15	PETp15	TX15p	PETp15	PERp16	Formatted: Font: 10 pt
B67	GND	GND	GND	GND	GND	GND	Formatted: Font: 10 pt
B68	RFU	RFU1, NC	RFU1, NC	Res	Res	Res	Formatted: Font: 10 pt
B69	RFU	RFU2, NC	RFU2, NC	Res	Res	Res	Formatted: Font: 10 pt
B70	PRSNT2#	PRSNTB3#	PRSNTB3#	Res	PRSNT_3C#	PRSNT4#	Formatted: Font: 10 pt

Note 2: Gen-Z and PECFF supports a 12V and a 48V power option. In the 12V option these pins are assigned to 12V. In the 48V option these pins are reserved.