



REF-TA-1012

Specification for

Pin Assignment Reference for SFF-TA-1002 Connectors

Rev 0.0.32 ~~November-October 2508, 20198~~

Secretariat: SFF TA TWG

This specification provides a common reference for systems manufacturers, system integrators, and suppliers.

This specification is made available for public review, and written comments are solicited from readers. Comments received by the members will be considered for inclusion in future revisions of this specification.

The description of a connector in this specification does not assure that the specific component is actually available from connector suppliers. If such a connector is supplied it must comply with this specification to achieve interoperability between suppliers.

ABSTRACT: This specification is a reference document that describes pin assignments from application specifications across the industry for the connector defined by SFF-TA-1002. Some of the signal definitions are specified by organizations outside of SNIA and include Gen-Z, and Open Compute Platform (OCP).

POINTS OF CONTACT:

Name	Bill Lynn	John Norton	Mark Carlson	Chairman SFF TA TWG
Company	Dell EMC	Hewlett Packard Enterprise	Kioxia	SFF-Chair@snia.org
Email:	SFF-Chair@snia.org	john.norton@hpe.com	mark.carlson@kioxia.com	

Field Code Changed

Intellectual Property

The user's attention is called to the possibility that implementation of this Specification may require the use of an invention covered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims or of any patent rights in connection therewith.

This specification is considered SNIA Architecture and is covered by the SNIA IP Policy and as a result goes through a request for disclosure when it is published. Additional information can be found at the following locations:

- Results of IP Disclosures: <http://www.snia.org/sffdisclosures>
- SNIA IP Policy: <http://www.snia.org/ippolicy>

Copyright

The SNIA hereby grants permission for individuals to use this document for personal use only, and for corporations and other business entities to use this document for internal use only (including internal copying, distribution, and display) provided that:

1. Any text, diagram, chart, table or definition reproduced shall be reproduced in its entirety with no alteration, and,
2. Any document, printed or electronic, in which material from this document (or any portion hereof) is reproduced shall acknowledge the SNIA copyright on that material, and shall credit the SNIA for granting permission for its reuse.

Other than as explicitly provided above, there may be no commercial use of this document, or sale of any part, or this entire document, or distribution of this document to third parties. All rights not explicitly granted are expressly reserved to SNIA.

Permission to use this document for purposes other than those enumerated (Exception) above may be requested by e-mailing copyright_request@snia.org. Please include the identity of the requesting individual and/or company and a brief description of the purpose, nature, and scope of the requested use. Permission for the Exception shall not be unreasonably withheld. It can be assumed permission is granted if the Exception request is not acknowledged within ten (10) business days of SNIA's receipt. Any denial of permission for the Exception shall include an explanation of such refusal.

Disclaimer

The information contained in this publication is subject to change without notice. The SNIA makes no warranty of any kind with regard to this specification, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The SNIA shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this specification.

Suggestions for revisions should be directed to <http://www.snia.org/feedback/>

Foreword

The development work on this specification was done by the SNIA SFF TWG, an industry group. Since its formation as the SFF Committee in August 1990, the membership has included a mix of companies which are leaders across the industry.


For those who wish to participate in the activities of the SFF TWG, the signup for membership can be found at:
<http://www.snia.org/sff/join>

The complete list of SFF Specifications which have been completed or are currently being worked on by the SFF Committee is contained in the document SFF-8000 which can be found at:
<http://www.snia.org/sff/specifications>

Suggestions for improvement of this specification will be welcome, they should be submitted to:
<http://www.snia.org/feedback>

Revision History

- Rev 0.0.1** *November 7, 2018:*
 - Initial draft
- Rev 0.0.2** *November 8, 2018:*
 - Added PECFF and 4C+/OCP segment pinouts
 - Added clarification details to Overview section
- Rev 0.0.3** *October 25, 2019:*
 - Added SNIA Native NVMe-oF Drive Specification pinouts



CONTENTS

REF-TA-1012	1
Alternate Pin Assignment Reference for SFF-TA-1002	1
1. Scope	5
2. References	5
2.1 Industry Documents	5
2.2 Conventions	5
3. SFF-TA-1002 Connector Variations	5
3.1 Overview	5
3.2 Signal Assignments	7

TABLES

Table 2-1 Color Code Reference	5
Table 3-1 SFF-TA-1002 Alternate signal assignments	7

DRAFT

1. Scope

This reference document lists a series of pin assignments for the connector defined by SFF-TA-1002. This document is for reference only and represents a snapshot in time. Signal assignments shown in this document include the following:

- EDSFF form factor signal assignments as defined by SFF-TA-1009
- Open Compute Platform NIC signal assignments as defined by OCP NIC 3.0 pinout table
- Gen-Z signal assignments defined by Gen-Z Scalable Connector Specification 1.1
- [PCIe® Add-in Card signal assignments defined by PCIe Enclosure Compatible Form Factor \(PECCF\) Specification 1.0](#)
- [SNIA Native NVMe-oF Drive Specification](#)

2. References

2.1 Industry Documents

- SFF-TA-1002 Protocol Agnostic Multi-Lane High Speed Connector
- SFF-TA-1009 Enterprise and Datacenter SSD Pin and Signal Specification
- OCP NIC 3.0 0v82
- Gen-Z Scalable Connector Specification v1.1
- [Gen-Z PECCF Specification v1.0](#)
- [SNIA Native NVMe-oF Drive Specification v1.0](#)

2.2 Conventions

Signals in Table 3-1 are color coded according to their general function. The signal groupings include power, ground, control, and data path. Pin assignments for power, ground, and data path are required to be the same for all variations of the SFF-TA-1002 connector. Control signals are not required to be the same for the different variations. The definition for the color coding is shown in Table 2-1

TABLE 2-1 COLOR CODE REFERENCE

Power Signals	
Ground Signals	
Control Signals	
Data Path Signals	
Connector Key	
Unsupported Signals	

3. SFF-TA-1002 Connector Variations

3.1 Overview

The SFF-TA-1002 connector system supports five configurations referred to as 1C, 2C, 4C+ and 4C-HP. These configurations are summarized for reference in this documents below. Refer to SFF-TA-1002 for complete definitions of these connectors.

- 1C Connector: A connector with 56 contacts with up to 18 differential pairs of data signals in a GSSGSSG configuration.
- 2C Connector: A connector with 84 contacts with up to 26 differential pairs of data signals in a GSSGSSG configuration.
- 4C Connector: A connector with 140 contacts with up to 44 differential pairs of data signals in a GSSGSSG configuration.

- d. 4C+ Connector: A connector with 168 contacts with up to 52 differential pairs of data signals in a GSSGSSG configuration.
- e. 4C-HP Connector: A connector with 140 contacts with up to 44 differential pairs of data signals in a GSSGSSG configuration and a high power segment with two key sizes for different power voltages as defined in the Gen-Z Scalable Connector Specification v1.1.

Each interface variation (EDSFF, OCP, and Gen-Z) supports x4, x8, and x16 device connections. OCP and PECFF also have the option to support a x32 interface by connecting to two 4C (x16) connectors. For the purposes of describing these configurations in this document, the first 4C connector with the first 32 differential pairs is termed “Primary” and the second 4C connector with the second group of 32 differential pairs is termed “Secondary”. PECFF may support either a 4C+ or a 4C-HP interface but not both simultaneously.


DRAFT

A59	PERn13	PERn13	PERn13	RX13n	PERn13	PETn18
A60	PERp13	PERp13	PERp13	RX13p	PERp13	PETp18
A61	GND	GND	GND	GND	GND	GND
A62	PERn14	PERn14	PERn14	RX14n	PERn14	PETn17
A63	PERp14	PERp14	PERp14	RX14p	PERp14	PETp17
A64	GND	GND	GND	GND	GND	GND
A65	PERn15	PERn15	PERn15	RX15n	PERn15	PETn16
A66	PERp15	PERp15	PERp15	RX15p	PERp15	PETp16
A67	GND	GND	GND	GND	GND	GND
A68	RFU	USB_DATn	UART_RX	Res	Res	Res
A69	RFU	USB_DATp	UART_TX	Res	Res	Res
A70	RFU	PWRBRK#	PWRBRK#	Res	Res	Res

Formatted: Font: 10 pt

Formatted: Centered

Note 1: Gen-Z and PECFF supports optional power pins to allow for high power implementations. The high power options support either 12V or 48V implementations. Pins A1-6 and B1-6 are Res in 48V pinouts.



B57	PETp12	PETp12	PETp12	TX12p	PETp12	PERp19	Formatted: Font: 10 pt
B58	GND	GND	GND	GND	GND	GND	Formatted: Font: 10 pt
B59	PETn13	PETn13	PETn13	TX13n	PETn13	PERn18	Formatted: Font: 10 pt
B60	PETp13	PETp13	PETp13	TX13p	PETp13	PERp18	Formatted: Font: 10 pt
B61	GND	GND	GND	GND	GND	GND	Formatted: Font: 10 pt
B62	PETn14	PETn14	PETn14	TX14n	PETn14	PERn17	Formatted: Font: 10 pt
B63	PETp14	PETp14	PETp14	TX14p	PETp14	PERp17	Formatted: Font: 10 pt
B64	GND	GND	GND	GND	GND	GND	Formatted: Font: 10 pt
B65	PETn15	PETn15	PETn15	TX15n	PETn15	PERn16	Formatted: Font: 10 pt
B66	PETp15	PETp15	PETp15	TX15p	PETp15	PERp16	Formatted: Font: 10 pt
B67	GND	GND	GND	GND	GND	GND	Formatted: Font: 10 pt
B68	RFU	RFU1, NC	RFU1, NC	Res	Res	Res	Formatted: Font: 10 pt
B69	RFU	RFU2, NC	RFU2, NC	Res	Res	Res	Formatted: Font: 10 pt
B70	PRSNT2#	PRSNTB3#	PRSNTB3#	Res	PRSNT_3C#	PRSNT4#	Formatted: Font: 10 pt

Note 2: Gen-Z and PECFF supports a 12V and a 48V power option. In the 12V option these pins are assigned to 12V. In the 48V option these pins are reserved.