



# SFF-TA-1015

Specification for

## Fabric Device Pinout Specification

Rev 0.0.5      January 14, 2019

SECRETARIAT: SFF TA TWG

This specification is made available for public review at <http://www.snia.org/sff/specifications>. Comments may be submitted at <http://www.snia.org/feedback>. Comments received will be considered for inclusion in future revisions of this specification.

The description of the connector in this specification does not assure that the specific component is available from connector suppliers. If such a connector is supplied, it must comply with this specification to achieve interoperability between suppliers.

ABSTRACT: This specification defines the Fabric Device signal list, connector pinout and VPD EEPROM definition.

### POINTS OF CONTACT:

TC McNally  
 Western Digital Corporation  
 9950 Federal Drive  
 Suite 100  
 Colorado Springs, CO 80921  
 Ph: 719-799-4623  
 Email: [todd.mcnally@wdc.com](mailto:todd.mcnally@wdc.com)

Chairman SFF TA TWG  
 Email: [SFF-Chair@snia.org](mailto:SFF-Chair@snia.org)

## Intellectual Property

The user's attention is called to the possibility that implementation of this specification may require the use of an invention covered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims or of any patent rights in connection therewith.

This specification is considered SNIA Architecture and is covered by the SNIA IP Policy and as a result goes through a request for disclosure when it is published. Additional information can be found at the following locations:

- Results of IP Disclosures: <http://www.snia.org/sffdisclosures>
- SNIA IP Policy: <http://www.snia.org/ippolicy>

## Copyright

The SNIA hereby grants permission for individuals to use this document for personal use only, and for corporations and other business entities to use this document for internal use only (including internal copying, distribution, and display) provided that:

1. Any text, diagram, chart, table or definition reproduced shall be reproduced in its entirety with no alteration, and,
2. Any document, printed or electronic, in which material from this document (or any portion hereof) is reproduced shall acknowledge the SNIA copyright on that material, and shall credit the SNIA for granting permission for its reuse.

Other than as explicitly provided above, there may be no commercial use of this document, or sale of any part, or this entire document, or distribution of this document to third parties. All rights not explicitly granted are expressly reserved to SNIA.

Permission to use this document for purposes other than those enumerated (Exception) above may be requested by e-mailing [copyright\\_request@snia.org](mailto:copyright_request@snia.org). Please include the identity of the requesting individual and/or company and a brief description of the purpose, nature, and scope of the requested use. Permission for the Exception shall not be unreasonably withheld. It can be assumed permission is granted if the Exception request is not acknowledged within ten (10) business days of SNIA's receipt. Any denial of permission for the Exception shall include an explanation of such refusal.

## Disclaimer

The information contained in this publication is subject to change without notice. The SNIA makes no warranty of any kind with regard to this specification, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The SNIA shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this specification.

Suggestions for revisions should be directed to <http://www.snia.org/feedback/>.


1 **Foreword**

2 The development work on this specification was done by the SNIA SFF TWG, an industry group. Since its formation  
3 as the SFF Committee in August 1990, the membership has included a mix of companies which are leaders across  
4 the industry.

5  
6 For those who wish to participate in the activities of the SFF TWG, the signup for membership can be found at  
7 <http://www.snia.org/sff/join>.

8  
9  
10  
11 **Revision History**

- 12  
13 **Rev 0.0.1** *October 12, 2018:*  
14 -Initial release of document  
15 -Description  
16 **Rev 0.0.3** *October 15, 2018:*  
17 -Internal review  
18 -Description  
19 **Rev 0.0.4** *October 17, 2018:*  
20 -Internal review  
21 -Initial release to greater Audience.  
22 **Rev 0.0.5** *January 14, 2019:*  
23 Editorial updates  
24  
25  
26  
27  
28



1	<b>Table of Contents</b>	
2	1. Scope	6
3	2. References and Conventions	6
4	2.1 Industry Documents	6
5	2.2 Sources	6
6	2.3 Conventions	7
7	3. Keywords, Acronyms, and Definitions	8
8	3.1 Keywords	8
9	3.2 Acronyms and Abbreviations	8
10	3.3 Definitions	9
11	4. Signal List	9
12	4.1 Power and Grounds	11
13	4.2 High Speed Ports	11
14	4.3 Low Speed Interface	11
15	4.3.1 PORT_A/B_MODSEL	12
16	4.3.2 PORT_A/B_RESETL	12
17	4.3.3 PORT_A/B_3V3	12
18	4.3.4 PORT_A/B_SCL	12
19	4.3.5 Port_A/B_SDA	12
20	4.3.6 PORT_A/B_LPMODE	12
21	4.3.7 PORT_A/B_INTL	12
22	4.3.8 PORT_A/B_MODPRSL	12
23	4.4 Fabric Status LED	12
24	4.5 I2C Interface	12
25	4.6 UART Interface	12
26	4.7 Fabric Device Status LEDs	12
27	4.8 Management	13
28	4.8.1 INT_L_OUT	13
29	4.8.2 PWR_EN_IN	13
30	4.8.3 PWR_OK_L_IN	13
31	4.8.4 AC_OK_L	13
32	4.8.5 SYS_ALIVE_H_IN	13
33	4.8.6 RESET_L_IN	13
34	4.8.7 SGMII Interface	13
35	4.9 GPIO	13
36	4.10 JTAG	13
37	4.11 Slot Address	13
38	4.12 Present	13
39	4.13 Reserved	13
40	5. Connector Pinout Definition	13
41	6. VPD Contents	15
42	6.1 Initial Power	17
43	6.2 Operational Power	17
44	6.3 Power Hold Up	17
45	6.4 Capability List	17
46	6.5 Standard Capability Data Structure	18
47	6.6 Vendor Specific Capability Data Structure	18
48	7. Dynamic Data	18
49		
50		

1 **Table of Figures**

2 NO TABLE OF FIGURES ENTRIES FOUND.

3

4 **Table of Tables**

5	Table 4-1 Signal List	9
6	Table 5-1 Fabric Device Connector Pinout	14
7	Table 6-1 Vital Product Data	15
8	Table 6-2: Device Classes	15
9	Table 6-3: Storage Subclasses	16
10	Table 6-4: Compute Subclasses	16
11	Table 6-5: Memory Subclasses	16
12	Table 6-6: Power Storage Subclasses	16
13	Table 6-7: Protocols	16
14	Table 6-8: Active Ports	17
15	Table 6-9: Link Speeds	17
16	Table 6-10 I2C Standard Capability Data Structure	18
17	Table 6-11 I2C Vendor Specific Capability Data Structure	18

18

19

DRAFT

## 1. Scope

This specification defines the Fabric Device Pinout Specification. This document covers the signal list, signal definitions and connector pinout.

## 2. References and Conventions

### 2.1 Industry Documents

- ENG-46158 Serial-GMII Specification
- IEEE Std 1149.1 IEEE Standard Test Access Port and Boundary-Scan Architecture
- REF-TA-1011 Cross Reference to Select SFF Connectors
- SFF-8679 QSFP+ 4X Hardware and Electrical Specification
- SFF-TA-1014 Fabric Attached Devices Connector Specification
- SPRUGP1 Universal Asynchronous Receiver/Transmitter (UART)
- UM10204 I2C-bus Specification and user manual

### 2.2 Sources

The complete list of SFF documents which have been completed, are currently being worked on, or that have been expired by the SFF Committee can be found at <http://www.snia.org/sff/specifications>. Suggestions for improvement of this specification will be welcome, they should be submitted to <http://www.snia.org/feedback>.

Copies of ANSI standards may be obtained from the InterNational Committee for Information Technology Standards (<http://www.techstreet.com/incitsgate.tmpl>).

Copies of PCIe standards may be obtained from PCI-SIG (<http://pcisig.com>).

Copies of InfiniBand standards may be obtained from the InfiniBand Trade Association (IBTA) (<http://www.infinibandta.org>).

Copies of IEEE standards may be obtained from the Institute of Electrical and Electronics Engineers (IEEE) (<https://www.ieee.org>).

Copies of SAS standards may be obtained from the International Committee for Information Technology Standards (INCITS) (<http://www.incits.org>).

Copies of JEDEC standards may be obtained from the Joint Electron Device Engineering Council (<https://www.jedec.org>).

Copies of OIF Implementation Agreements may be obtained from the Optical Internetworking Forum (<http://www.oiforum.com>).

Copies of ASME standards may be obtained from the American Society of Mechanical Engineers (<https://www.asme.org>).

Copies of Electronic Industries Alliance (EIA) standards may be obtained from the Electronic Components Industry Association (ECIA) (<https://www.ecianow.org>).

2.3 Conventions

The following conventions are used throughout this document:

DEFINITIONS

Certain words and terms used in this standard have a specific meaning beyond the normal English meaning. These words and terms are defined either in the definitions or in the text where they first appear.

ORDER OF PRECEDENCE

If a conflict arises between text, tables, or figures, the order of precedence to resolve the conflicts is text; then tables; and finally figures. Not all tables or figures are fully described in the text. Tables show data format and values.

LISTS

Lists sequenced by lowercase or uppercase letters show no ordering relationship between the listed items.

EXAMPLE 1 - The following list shows no relationship between the named items:

- a. red (i.e., one of the following colors):
A. crimson; or
B. pink;
b. blue; or
c. green.

Lists sequenced by numbers show an ordering relationship between the listed items.

EXAMPLE 2 -The following list shows an ordered relationship between the named items:

- 1. top;
2. middle; and
3. bottom.

Lists are associated with an introductory paragraph or phrase, and are numbered relative to that paragraph or phrase (i.e., all lists begin with an a. or 1. entry).

DIMENSIONING CONVENTIONS

The dimensioning conventions are described in ASME-Y14.5, Geometric Dimensioning and Tolerancing. All dimensions are in millimeters, which are the controlling dimensional units (if inches are supplied, they are for guidance only).

NUMBERING CONVENTIONS

The ISO convention of numbering is used i.e., the thousands and higher multiples are separated by a space and a period is used as the decimal point. This is equivalent to the English/American convention of a comma and a period.

Table comparing American, French, and ISO numbering conventions for 0.6, 1,000, and 1,323,462.9.

### 3. Keywords, Acronyms, and Definitions

For the purposes of this document, the following keywords, acronyms, and definitions apply.

#### 3.1 Keywords

**May/ may not:** A keyword that indicates flexibility of choice with no implied preference.

**Obsolete:** A keyword indicating that an item was defined in prior specifications but has been removed from this specification.

**Optional:** A keyword that describes features which are not required by the SFF specification. However, if any feature defined by the SFF specification is implemented, it shall be done in the same way as defined by the specification. Describing a feature as optional in the text is done to assist the reader.

**Prohibited:** A keyword used to describe a feature, function, or coded value that is defined in a referenced specification to which this SFF specification makes a reference, where the use of said feature, function, or coded value is not allowed for implementations of this specification.

**Reserved:** A keyword used for defining the signal on a connector contact [when] its actual function is set aside for future standardization. It is not available for vendor specific use. Where this term is used for bits, bytes, fields, and code values; the bits, bytes, fields, and code values are set aside for future standardization. The default value shall be zero. The originator is required to define a Reserved field or bit as zero, but the receiver should not check Reserved fields or bits for zero.

**Restricted:** A keyword referring to features, bits, bytes, words, and fields that are set aside for other identified standardization purposes. A restricted bit, byte, word, or field shall be treated as a reserved bit, byte, word or field in the context where the restricted designation appears.

**Shall:** A keyword indicating a mandatory requirement. Designers are required to implement all such mandatory requirements to ensure interoperability with other products that conform to this specification.

**Should:** A keyword indicating flexibility of choice with a strongly preferred alternative.

**Vendor specific:** A keyword indicating something (e.g., a bit, field, code value) that is not defined by this specification. Specification of the referenced item is determined by the manufacturer and may be used differently in various implementations.

#### 3.2 Acronyms and Abbreviations

**RO:** Read Only

**RX:** Receiver

**TX:** Transmitter

**VPD:** Vital Product Data



1 **3.3 Definitions**

2  
 3 **Module:** In this specification, module refers to an assembly that is terminated at the end of a direct attach copper  
 4 (DAC) or an active optical cable (AOC), intended to mate to a device.  
 5  
 6

7 **Termination:** A term used to describe a connector’s non-separable attachment point such as [a connector contact  
 8 to a bulk cable/ a cage to a PCB or flex circuit/ bulk cable to a PCB or flex circuit/ solder tail to PCB]. Common PCB  
 9 terminations include: surface mount (SMT), plated through hole termination (PTH), and press fit (PF). Common  
 10 cable terminations include insulation displacement contact (IDC), insulation displacement termination (IDT), wire  
 11 slots, solder, welds, crimps, and brazes.  
 12

13 **4. Signal List**

14 The signal summary, definitions and signal placement for the Fabric Device connector are detailed in this section.  
 15 All signals listed are presented relative to the Fabric Device, IN is an input to the Fabric Device, OUT is an output  
 16 from the Fabric Device, RX is an input to the Fabric Device and TX is an output from the Fabric Device.

**Table 4-1 Signal List**

Interface	Signal Name	Fabric Device I/O	Function
Power and Ground	12V	I	12V Source
	GND	I	Return Current Path
High Speed Data	PORT_A_1P_IN	I	Port A High Speed Data differential inputs
	PORT_A_1N_IN	I	
	PORT_A_2P_IN	I	
	PORT_A_2N_IN	I	
	PORT_A_3P_IN	I	
	PORT_A_3N_IN	I	
	PORT_A_4P_IN	I	
	PORT_A_4N_IN	I	
	PORT_B_1P_IN	I	Port B High Speed Data differential inputs
	PORT_B_1N_IN	I	
	PORT_B_2P_IN	I	
	PORT_B_2N_IN	I	
	PORT_B_3P_IN	I	
	PORT_B_3N_IN	I	
	PORT_B_4P_IN	I	
	PORT_B_4N_IN	I	
	PORT_A_1P_OUT	O	Port A High Speed Data differential outputs
	PORT_A_1N_OUT	O	
PORT_A_2P_OUT	O		
PORT_A_2N_OUT	O		
PORT_A_3P_OUT	O		
PORT_A_3N_OUT	O		

Table 4-1 Signal List

	PORT_A_4P_OUT	O	Port B High Speed Data differential outputs
	PORT_A_4N_OUT	O	
	PORT_B_1P_OUT	O	
	PORT_B_1N_OUT	O	
	PORT_B_2P_OUT	O	
	PORT_B_2N_OUT	O	
	PORT_B_3P_OUT	O	
	PORT_B_3N_OUT	O	
	PORT_B_4P_OUT	O	
	PORT_B_4N_OUT	O	
Low Speed Interface	PORT_A_MODSEL	O	Port A QSFP Mode Select output
	PORT_A_RESETL	O	Port A QSFP Reset output
	PORT_A_I2C_SCL	O	Port A QSFP Serial Clock
	PORT_A_I2C_SDA	I/O	Port A QSFP Serial Data
	PORT_A_LPMODE	O	Port A QSFP Low Power Mode output
	PORT_A_3V3	Pwr	Port A VccRx, VccTx, andr Vcc1 to be filtered individually if needed
	PORT_A_INTL	I	Port A QSFP Interrupt
	PORT_A_MODPRSL	I	Port A QSFP Module Present input
	PORT_B_MODSEL	O	Port B QSFP Mode Select output
	PORT_B_RESETL	O	Port B QSFP Reset output
	PORT_B_I2C_SCL	O	Port B QSFP Serial Clock
	PORT_B_I2C_SDA	I/O	Port B QSFP Serial Data
	PORT_B_LPMODE	O	Port B QSFP Low Power Mode output
	PORT_B_3V3	Pwr	Port B VccRx, VccTx, and Vcc1 to be filtered individually if needed
	PORT_B_INTL	I	Port B QSFP Interrupt
	PORT_B_MODPRSL	I	Port B QSFP Module Present input
Fabric Status LED	PORT_A_LNK_LED	O	Port A Link LED
	PORT_A_ACT_LED	O	Port A Activity LED
	PORT_B_LNK_LED	O	Port B Link LED
	PORT_B_ACT_LED	O	Port B Activity LED
I2C Interface	I2C_SCL	I	I2C clock input
	I2C_SDA	I/O	I2C data
UART	UART_TX	O	UART transmit data
	UART_RX	I	UART receive data
Device LEDs	OK_LED_IN	I	OK LED input
	ID_LED_IN	I	ID LED input
	FLT_LED_IN	I	FAULT LED input
Management	INT_L_OUT	O	Interrupt active low output
	PWR_EN_IN	I	Power Enable input

**Table 4-1 Signal List**

	PWR_OK_L_IN	I	Power OK input
	AC_OK_L	I	Source power is OK
	SYS_ALIVE_H_IN	I	Indicator from management controller that system is alive
	RESET_L_IN	I	Reset active low input
	SGMII_P_OUT	O	Ethernet Management port differential outputs
	SGMII_N_OUT	O	
	SGMII_P_IN	I	Ethernet Management port differential inputs
	SGMII_N_IN	I	
GPIO	GPIO_0	I/O	General purpose I/O
	GPIO_1	I/O	General purpose I/O
JTAG	JTAG_TDI	I	Test Data In
	JTAG_TDO	O	Test Data Out
	JTAG_TMS	I	Test Mode Select
	JTAG_TCK	I	Test Clock
	JTAG_TRSTN	I	Test Reset active low
Slot Address	SLOT_0_IN	I	System assigns a slot number (0x0 thru 0xF) to each Device
	SLOT_1_IN	I	
	SLOT_2_IN	I	
	SLOT_3_IN	I	
Present	PRSNT_L	O	Indicates the Fabric Device is present. Pulled low through a 100Ohm resistor on Fabric Device.
	BLANK_PRESENT_L	O	Indicates the Fabric Device is a blank nonoperational Device. Pulled low through a 100Ohm resistor on Fabric Device
Reserved	RESERVED2	I/O	
	RESERVED3	I/O	

1

**2 4.1 Power and Grounds**

3 The Fabric Device supports a 12V power source to power all circuitry on the Device. The 12V rails is expected to  
4 be powered at all times while the Fabric Device is inserted in the system.

**5 4.2 High Speed Ports**

6 The high speed fabric interface provides two (2), four (4) lane ports for external connectivity. The external  
7 connectivity is defined by the specific Device and will have connectivity according to the enclosure the Device is  
8 inserted into. These ports consist of two (2) differential ports each, one for Tx and one for Rx.

9 PORT\_A/B\*P/N\_IN pair is defined as an input to the Fabric Device

10 PORT\_A/B\*P/N\_OUT pair is defined as an output from the Fabric Device

**11 4.3 Low Speed Interface**

12 The low speed interface signals combine with Fabric interfaces for cabled systems, these signals will have  
13 connectivity according to the enclosure the Device is inserted into. All signals listed in this section shall follow  
14 electrical specifications defined in SFF-8679.

### 1 **4.3.1 PORT\_A/B\_MODSEL**

2 Port A and B ModSel is an active low signal and is used by the Fabric Device to enable communication on the 2-  
3 wire serial bus of the module.

### 4 **4.3.2 PORT\_A/B\_RESETL**

5 Port A and B RESETL is an active low signal and is used by the Fabric Device to reset the module.

### 6 **4.3.3 PORT\_A/B\_3V3**

7 Port A and B 3.3V is a power source to the module connected to the enclosure, these 3.3V source pins are all  
8 connected to the same power source within the Fabric Device.

### 9 **4.3.4 PORT\_A/B\_SCL**

10 Port A and B 2-wire serial interface clock. The port 2-wire interface is defined in SFF-8679. The Fabric Device does  
11 not provide a pullup on this signal.

### 12 **4.3.5 Port\_A/B\_SDA**

13 Port A and B 2-wire serial interface data signal. The port 2-wire interface is defined in SFF-8679. The Fabric Device  
14 does not provide a pullup on this signal.

### 15 **4.3.6 PORT\_A/B\_LPMODE**

16 Port A and B low power mode hardware control pin to be used in combination with fabric connections. LPMODE is  
17 an active high signal and is defined by SFF-8679.

### 18 **4.3.7 PORT\_A/B\_INTL**

19 Port A and B INTL is an active low interrupt output from the fabric cable possibly indicating a module operation  
20 fault. The Fabric Device identifies the fault using the 2-wire interface.

### 21 **4.3.8 PORT\_A/B\_MODPRSL**

22 Port A and B module present is an active low output from the fabric cable indicating a module present.

## 23 **4.4 Fabric Status LED**

24 Fabric Status LEDs for both the A and B:

25 PORT\_A\_LNK\_LED drives the port A link LED on the fabric connector.

26 PORT\_A\_ACT\_LED drives the port A activity LED on the fabric connector.

27 PORT\_B\_LNK\_LED drives the port B link LED on the fabric connector.

28 PORT\_B\_ACT\_LED drives the port B activity LED on the fabric connector.

29 These LEDs are defined by the specific fabric operation of the Fabric Device.

## 30 **4.5 I2C Interface**

31 This I2C is a standard 2-wire serial interface following I2C-bus specification for low speed out of band management  
32 of the Fabric Device. This 2-wire serial interface must have a Fabric Device VPD EEPROM at I2C address 0xA0 and  
33 a general purpose device at address 0x60 defined by Fabric Device vendor.

## 34 **4.6 UART Interface**

35 The UART interface to the Fabric Device is a low-level debug interface that may be connected to any intelligent  
36 part of the Device that requires access to a UART from the enclosure.

## 37 **4.7 Fabric Device Status LEDs**

38 The Fabric Device status LEDs are optional LEDs on the Fabric Device that can be driven by the Device itself or  
39 from the enclosure. These are inputs to the Fabric Device and have internal 10k pulldown resistors.

40 OK\_LED\_IN is a green LED indicating the Fabric Device is OK

41 ID\_LED\_IN is a blue LED identifying the Fabric Device.

42 FLT\_LED\_IN is an amber LED indicating the Fabric Device has a fault.

## 1 **4.8 Management**

2 The management interface for the Fabric Device is primarily over the 1G SGMII interface.

## 3 **4.9 INT\_L\_OUT**

4 Interrupt out is an active low signal to the enclosure from the Fabric Device.

## 5 **4.10 PWR\_EN\_IN**

6 Power enable input is an active high signal to the Device used by the enclosure to allow full power operation on  
7 the Fabric Device. The Device shall not consume more than 5 Watts of power while PWR\_EN\_IN is logic low.

## 8 **4.11 PWR\_OK\_L\_IN**

9 Power OK is an active low signal from the enclosure power supplies indicating the power from the PSUs is OK

### 10 **4.11.1 AC\_OK\_L**

11 AC OK is an active low signal from the enclosure power supplies indicating the AC to the power supplies is OK

### 12 **4.11.2 SYS\_ALIVE\_H\_IN**

13 System alive is an active high input to the Fabric Device indicating the system is OK.

### 14 **4.11.3 RESET\_L\_IN**

15 Reset in is an active low signal used by the enclosure to reset the Fabric Device. Reset has an internal 10kOhm  
16 pullup to 3.3V

### 17 **4.11.4 SGMII Interface**

18 The SGMII port is the primary management interface into the Fabric Device. This interface follows the specification  
19 defined in ENG-46158.

## 20 **4.12 GPIO**

21 There are two GPIO signals on the connector for the Fabric Device, these two signals are marked as reserved.

## 22 **4.13 JTAG**

23 The JTAG interface follows standard IEEE1149 with the chain inside the Fabric Device. This interface should be  
24 used for any components that get reprogrammed via JTAG.

## 25 **4.14 Slot Address**

26 The 4 bits of slot address indicate to the Fabric Device what slot in an enclosure it is installed in.

## 27 **4.15 Present**

28 PRSNT\_L is an active low signal that indicates the Fabric Device is present in the system. This signal shall be pulled  
29 to ground through a 100Ohm resistor on the Fabric Device.

30 BLANK\_PRSNT\_L is an active low signal to indicate that the Fabric Device is a blank Device and does not have any  
31 functionality. This signal shall be pulled to ground through a 100Ohm resistor on the Fabric Device.

## 32 **4.16 Reserved**

33 There are two (2) reserved pins for future use of Fabric Devices.  
34

## 35 **5. Connector Pinout Definition**

36

1 **Table 5-1 Fabric Device Connector Pinout**  
2

	8	7	6	5	4	3	2	1	
T	AC_OK_L	GND	PWR_OK_L_IN	GND	UART_RX	GND	UART_TX	GND	T
S	GND	PORT_A_2N_O UT	GND	PORT_A_1N_O UT	GND	PORT_B_2N_O UT	GND	PORT_B_1N_O UT	S
R	PORT_A_4N_O UT	PORT_A_2P_O UT	PORT_A_3N_OU T	PORT_A_1P_O UT	PORT_B_4N_OU T	PORT_B_2P_O UT	PORT_B_3N_O UT	PORT_B_1P_O UT	R
Q	PORT_A_4P_O UT	GND	PORT_A_3P_OU T	GND	PORT_B_4P_OU T	GND	PORT_B_3P_O UT	GND	Q
P	GND	PORT_A_2N_I N	GND	PORT_A_1N_I N	GND	PORT_B_2N_IN	GND	PORT_B_1N_I N	P
O	PORT_A_4N_I N	PORT_A_2P_I N	PORT_A_3N_IN	PORT_A_1P_IN	PORT_B_4N_IN	PORT_B_2P_IN	PORT_B_3N_I N	PORT_B_1P_I N	O
N	PORT_A_4P_I N	GND	PORT_A_3P_IN	GND	PORT_B_4P_IN	GND	PORT_B_3P_I N	GND	N
M	GND	JTAG_TRSTN	GND	PORT_B_RESE TL	GND	PORT_A_RESET L	GND	12V	M
L	SLOT_3_IN	JTAG_TCK	PORT_B_MODP RSL	PORT_B_MODS EL	PORT_A_MODP RSL	PORT_A_MODS EL	I2C_SDA	12V	L
K	SLOT_2_IN	GND	PORT_B_INTL	GND	PORT_A_INTL	GND	I2C_SCL	GND	K
J	GND	JTAG_TMS	GND	RESERVED2	GND	FLT_LED_IN	GND	12V	J
I	SLOT_1_IN	JTAG_TDO	PORT_B_3V3	RESERVED1	PORT_A_3V3	ID_LED_IN	12V	12V	I
H	SLOT_0_IN	GND	PORT_B_3V3	GND	PORT_A_3V3	GND	12V	GND	H
G	GND	JTAG_TDI	GND	PRSNT_L	GND	OK_LED_IN	GND	12V	G
F	SGMII_N_IN	SYS_ALIVE_H_ IN	PORT_B_LPMOD E	RESET_L_IN	PORT_A_LPMOD E	PORT_B_ACT_L ED	12V	12V	F
E	SGMII_P_IN	GND	PORT_B_I2C_S DA	GND	PORT_A_I2C_S DA	GND	12V	GND	E
D	GND	GPIO_1	GND	PWR_EN_IN	GND	PORT_B_LNK_L ED	GND	12V	D
C	SGMII_N_OUT	GPIO_0	PORT_B_I2C_SC L	INT_L_OUT	PORT_A_I2C_SC L	PORT_A_ACT_L ED	12V	12V	C
B	SGMII_P_OUT	GND	PORT_B_3V3	GND	PORT_A_3V3	GND	12V	GND	B
A	GND	GND	GND	BLANK_PRSNT _L	GND	PORT_A_LNK_L ED	GND	GND	A
	8	7	6	5	4	3	2	1	

3

## 6. VPD Contents

The Fabric Device has a slave I2C bus that operates at 100kHz. The Fabric Device has a VPD EEPROM located at 2 wire serial interface address 0xA0. The VPD data is set at manufacturing and is not changed during runtime. The VPD data is defined in Table 6-1 Vital Product Data. All strings are all 8-bit ASCII, left justified, null terminated, with trailing nulls.

**Table 6-1 Vital Product Data**

Addr	Size (B)	R/W	Value type	Function	Default Value	Description
0	1	RO	Unsigned Int	Version	Vendor	Format version
1	3	RO			0	Reserved
4	1	RO	Unsigned Int	Device Class	Vendor	Identifies Device class type
5	1	RO	Unsigned Int		Vendor	Identifies Device subclass type
6	40	RO	8-bit ASCII	ID	Vendor	Vendor name string
46	40	RO	8-bit ASCII		Vendor	Serial number string
86	40	RO	8-bit ASCII		Vendor	Model number string
126	40	RO	8-bit ASCII		Vendor	Part number string
166	36	RO	8-bit ASCII		Vendor	UUID string (with hyphens)
202	8	RO	8-bit ASCII		Vendor	MFG Date String "DDMMYYYY"
210	12	RO			0	Reserved
222	1	RO	Unsigned Int		Fabric	Vendor
223	1	RO	Unsigned Int	Vendor		Active Ports
224	2	RO		0		Reserved
226	1	RO	Unsigned Int	Port 0	Vendor	Maximum Link speed
227	1	RO	Unsigned Int		Vendor	Maximum Link width (#)
228	1	RO	Unsigned Int	Port 1	Vendor	Maximum Link speed
229	1	RO	Unsigned Int		Vendor	Maximum Link width (#)
230	2	RO	Unsigned Int	Initial Power <sup>17</sup>	Vendor	Initial power requirement (W)
232	2	RO	Unsigned Int		Vendor	Initial power duration (ms)
234	2	RO			0	Reserved
236	2	RO	Unsigned Int	Operational Power <sup>17</sup>	Vendor	Maximum 12V Rail power (W)
238	2	RO	Unsigned Int		Vendor	Minimum 12V Rail power (W)
240	4	RO	Unsigned Int	Power Hold-up <sup>17</sup>	Vendor	Maximum discharge time (ms)
244	4	RO	Unsigned Int		Vendor	Maximum discharge current (mA)
248	4	RO	Unsigned Int		0	Reserved
252	2	RO	Unsigned int		UART	Vendor
254	2	RO	Unsigned int	Extensibility	Vendor	Capability List pointer

**Table 6-2: Device Classes**

ID	Device Class
0	Blank
1	Other
2	Storage
3	Memory
4	Compute
5	Uninterruptible Power Supply
6-Fh	Reserved

**Table 6-3: Storage Subclasses**

ID	Device Subclass
0	None
1	Other
2	Solid State Storage
3	Hard Disk Drive
4-Fh	Reserved

1  
2

**Table 6-4: Compute Subclasses**

ID	Device Subclass
0	None
1	Other
2	CPU
3	GPU
4	FPGA
5	ASIC
6-Fh	Reserved

3  
4

**Table 6-5: Memory Subclasses**

ID	Device Subclass
0	None
1	Other
2	Volatile Memory
3	Non-Volatile Memory
4-Fh	Reserved

5  
6

**Table 6-6: Power Storage Subclasses**

ID	Device Subclass
0	None
1	Other
2	Battery
3	Capacitor
4-Fh	Reserved

7  
8

**Table 6-7: Protocols**

ID	Device
0	None
1	Other
2	Ethernet
3	Infiniband
4	PCIe
5	Fibre Channel
6	Gen-Z
7	SAS
8-Fh	Reserved

9  
10  
11



**Table 6-8: Active Ports**

ID	Device
0	No ports active
1	Port 0 active
2	Port 1 active
3	Both ports active
4-Fh	Reserved

1  
2**Table 6-9: Link Speeds**

ID	Device
0	None
1	Other
2	1 Gb
3	6 Gb
4	10 Gb
5	12 Gb
6	16 Gb
7	24 Gb
8	25 Gb
9	32 Gb
A	56 Gb
B-Fh	Reserved

3

**6.1 Initial Power**

The initial power fields are intended to describe power draw behavior that is transient shortly after power on. For example, a Device may need to charge power loss protection capacitors and will draw a higher than maximum operational power until charged.

**6.2 Operational Power**

These fields indicate the power consumption limits under normal operation. The maximum power field indicates what the maximum power that this Device will consume is. The minimum power field indicates the minimum power required for this Device to function. Powering the Device at minimum power does not guarantee any level of performance. The minimum power level is meant to indicate what the minimum power for this Device to respond to requests over the fabric interfaces.

**6.3 Power Hold Up**

The power hold-up fields are meant to describe behavior of the Device after a power loss event. For a Power storage Device, these fields can be used to determine how long it can sustain other Devices in the enclosure. For a non-power storage Device, these fields indicate how long the Device will remain operational under its own internal holdup power.

**6.4 Capability List**

The capability list allows for the discovery of optional extended features. These structures are optional. The data structure is constructed as a linked list. The pointer (if any) located at offset 254, points to the first capability structure whose format is shown in Table 6-10 I2C Standard Capability Data Structure. The Capability data structure has a 4-byte header. The first 2 bytes identify the Capability ID of the feature. A Capability ID of 0xFE indicates a vendor specific capability as shown in Table 6-11 I2C Vendor Specific Capability Data Structure. The second two bytes of the capability header are Next Address field and contain a pointer to the next capability in the list. Subsequent bytes are defined by each specific capability or are vendor specific. A value of zero in the Next Address field indicates the end of the linked list.

28

1 **6.5 Standard Capability Data Structure**

2 **Table 6-10 I2C Standard Capability Data Structure**

Byte 3	Byte 2	Byte 1	Byte 0
Next Address Pointer		Capability ID	
Optional parameters specific to each capability			

3  
4 **6.6 Vendor Specific Capability Data Structure**

Table 6-11 I2C Vendor Specific Capability Data Structure

Byte 3	Byte 2	Byte 1	Byte 0
Next Address Pointer		0xFE	
Optional parameters specific to each capability			

5  
6 **7. Dynamic Data**

7 Optional Dynamic Data are hosted by a Device on the I2C bus at address 0x30 (i.e., slave address bits 7-0  
8 correspond to 0011\_000). The dynamic data is a single 128-byte vendor defined register. As the primary method  
9 of interfacing with the Fabric Device from the chassis management processor is the internal 1Gb Ethernet link, the  
10 use of the Dynamic Data over I2C interface is to provide diagnostic information as to why that internal 1Gb Ethernet  
11 link is not viable. As the usage of the Dynamic Data is to help with debugging efforts, the data layout and fields  
12 are not defined in this standard and are to be set by each Device vendor. The purpose of defining the Dynamic  
13 Data address 0x30 and length of 128 Bytes is to allow management software utilities and applications to acquire a  
14 standardized quantity of data from any Device that may then be passed on to Customer Support Representatives  
15 for interpretation  
16