

SFF specifications are available at <http://www.snia.org/sff/specifications>.



SFF-9639

Reference Guide for

Multifunction 6X Unshielded Connector Pinouts

Rev 2.0a

July 24, 2018

Secretariat: SFF TA TWG

Abstract: This document is a guide to the pinout usage of the SFF-8639 six-lane, high speed multifunction plug and receptacle connector that is designed for use as a common connector system supporting both SAS and PCIe based devices.

This specification is made available for public review at <http://www.snia.org/sff/specifications>. Comments may be submitted at <http://www.snia.org/feedback>. Comments received will be considered for inclusion in future revisions of this document.

The description of a connector in this document does not assure that the specific component is actually available from connector suppliers. If such a connector is supplied it must comply with this document to achieve interoperability between suppliers.

POINTS OF CONTACT:

Bill Lynn
Dell
One Dell Way, RR5-30
Round Rock, TX 78682
512-723-5528
william_lynn@dell.com

Paul Suhler
HGST
3001 Daimler St
Santa Ana, CA 92705
949-757-3432
paul.suhler@hgst.com

Jason Stuhlsatz
Broadcom LTD
4385 River Green Parkway
Duluth, GA 30096
678-728-1406
jason.stuhlsatz@broadcom.com

Chairman SFF TA TWG
Email: SFF-Chair@snia.org

Intellectual Property

The user's attention is called to the possibility that implementation of this Specification may require the use of an invention covered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims or of any patent rights in connection therewith. This specification is considered SNIA Architecture and is covered by the SNIA IP Policy and as a result goes through a request for disclosure when it is published. Additional information can be found at the following locations:

- Results of IP Disclosures: <http://www.snia.org/sffdisclosures>
- SNIA IP Policy: <http://www.snia.org/ippolicy>

Change History

- Rev 0.1 - Extracted Informative Annex A from SFF-8639
- Rev 0.2 - Tables revised with the signal names of the using interfaces
- Rev 0.3 - Specified how PET and PER pins are to be connected.
- Rev 0.4 - Updated USB pinouts to tables
 - Added note on how PCIe names signals on devices
- Rev 0.5 - Identified interface documents for usage models
- Rev 0.6 - Updated the interface document references and moved them to Section 2.1
 - Added clarification that signal grounds are electrical reference grounds
- Rev 0.7 - Added OCP and SNIA network pinouts to tables
 - Removed speed references
- Rev 0.8 - SNIA pinouts finalized
 - SATA P3 DEVSLP updated to DVSLP/Power Disable
- Rev 0.9 - Moved reference for Notes 1 and 2 in Table 4-2 and Table 4-3
- Rev 1.0 - Removed *1 and *2 from SATA Express column in Table 4-3
- Rev 1.1 - Updated SFF links to SNIA links
 - Added SFF-TA-1001 references & pinout, removed USB
 - Adjusted Quad PCIe pin names to align with changes in reference spec
 - Added PCI-SIG source to section 2.3
 - Added Note 3 to tables 4-2 & 4-3, replaced SFF-8639 with PCIe
 - Added Section 5
 - Updated chairman contact in POINTS OF CONTACT
 - Updated boilerplate items to SFF TA TWG terms
 - Fixed spacing in listings in Section 2.1
 - Removed dimensioning conventions in Section 2.4
- Rev 2.0 (July 18, 2018)
 - Upgraded to SNIA template
 - Replaced "Development Reference Guide" with "Published" in header
 - Added "Reference" watermark
 - Reformatted Change History
- Rev 2.0a (July 24, 2018)
 - Updated some boiler plate material
 - Corrected "Reference" watermark
 - Added missing pages (pages 8 & 9)

Foreword

The development work on this specification was done by the SNIA SFF TWG, an industry group. Since its formation as the SFF Committee in August 1990, the membership has included a mix of companies which are leaders across the industry.

When 2 1/2" diameter disk drives were introduced, there was no commonality on external dimensions e.g. physical size, mounting locations, connector type, connector location, between vendors. The SFF Committee provided a forum for system integrators and vendors to define the form factor of disk drives.

During their definition, other activities were suggested because participants in SFF faced more challenges than the form factors. In November 1992, the charter was expanded to address any issues of general interest and concern to the storage industry. The SFF Committee became a forum for resolving industry issues that are either not addressed by the standards process or need an immediate solution.

In July 2016, the SFF Committee transitioned to SNIA (Storage Networking Industry Association), as a TA (Technology Affiliate) TWG (Technical Work Group).

Industry consensus is not a requirement to publish a specification because it is recognized that in an emerging product area, there is room for more than one approach. By making the documentation on competing proposals available, an integrator can examine the alternatives available and select the product that is felt to be most suitable.

SFF meets during the T10 (see www.t10.org) and T11 (see www.t11.org) weeks, and SSWGs (Specific Subject Working Groups) are held at the convenience of the participants.

Many of the specifications developed by SFF have either been incorporated into standards or adopted as standards by ANSI, EIA, JEDEC and SAE.

For those who wish to participate in the activities of the SFF TWG, the signup for membership can be found at:

<http://www.snia.org/sff/join>

The complete list of SFF Specifications which have been completed or are currently being worked on by the SFF Committee can be found at:

<http://www.snia.org/sff/specifications>

Suggestions for improvement of this specification will be welcome, they should be submitted to:

<http://www.snia.org/feedback>

CONTENTS

1. Scope	5
1.1 Application Specific Criteria	5
1.2 Copyright	5
1.3 Disclaimer	5
2. References	5
2.1 Industry Documents	5
2.2 Sources	6
2.3 Conventions	6
3. General Description	7
4. Connector Usage Models	7
5. PCIe Dual Port Lane Usage	9

TABLES

Table 4-1: P Series Signals (Plug)	7
Table 4-2 S Series Signals (Plug)	8
Table 4-3 E Series Signals (Plug)	9
Table 5-1 PCIe Dual Port Lane Usage	9

REFERENCE

1. Scope

This specification defines pinouts used with the SFF-8639 Multifunction 6X Unshielded Connector.

1.1 Application Specific Criteria

This is an informational document. See Industry Documents for official information.

1.2 Copyright

The SNIA hereby grants permission for individuals to use this document for personal use only, and for corporations and other business entities to use this document for internal use only (including internal copying, distribution, and display) provided that:

1. Any text, diagram, chart, table or definition reproduced shall be reproduced in its entirety with no alteration, and,
2. Any document, printed or electronic, in which material from this document (or any portion hereof) is reproduced shall acknowledge the SNIA copyright on that material, and shall credit the SNIA for granting permission for its reuse.

Other than as explicitly provided above, there may be no commercial use of this document, or sale of any part, or this entire document, or distribution of this document to third parties. All rights not explicitly granted are expressly reserved to SNIA.

Permission to use this document for purposes other than those enumerated (Exception) above may be requested by e-mailing copyright_request@snia.org. Please include the identity of the requesting individual and/or company and a brief description of the purpose, nature, and scope of the requested use. Permission for the Exception shall not be unreasonably withheld. It can be assumed permission is granted if the Exception request is not acknowledged within ten (10) business days of SNIA's receipt. Any denial of permission for the Exception shall include an explanation of such refusal.

1.3 Disclaimer

The information contained in this publication is subject to change without notice. The SNIA makes no warranty of any kind with regard to this specification, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The SNIA shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this specification.

Suggestions for revisions should be directed to <http://www.snia.org/feedback/>.

2. References

2.1 Industry Documents

The following interface standards and specifications are relevant to this specification as of the date of publication.

- SATA SATA-IO Serial ATA Revision 3.2
- SATA Express SATA-IO Serial ATA Revision 3.2
- Dual Port SAS SFF-8482 & INCITS/ T10 Serial Attached SCSI-3
- Multi-Link SAS SFF-8629 & INCITS/ T10 Serial Attached SCSI-3
- Quad PCIe PCI-SIG PCI Express SFF-8639 Module Specification
- SFF-TA-1001 Universal x4 Link Definition for SFF-8639
- OCP (Kinetic) Storage Device with Ethernet Interface
- NXP I2C-Bus Specification and User Manual

2.2 Sources

There are several projects active within the SFF TWG. The complete list of specifications which have been completed or are still being worked on is contained in the document SFF-8000 which can be found at <http://www.snia.org/sff/specifications>.

Copies of ANSI standards may be purchased from the InterNational Committee for Information Technology Standards (<http://www.techstreet.com/incitsgate.tmp1>).

2.3 Conventions

The dimensioning conventions are described in ANSI-Y14.5M, Geometric Dimensioning and Tolerancing. All dimensions are in millimeters, which are the controlling dimensional units (if inches are supplied, they are for guidance only).

The ISO convention of numbering is used i.e., the thousands and higher multiples are separated by a space and a period is used as the decimal point. This is equivalent to the English/American convention of a comma and a period.

American	French	ISO
0.6	0,6	0.6
1,000	1 000	1 000
1,323,462.9	1 323 462,9	1 323 462.9

3. General Description

When a new SFF connector specification is developed there may be more than one industry interface planning to make use of it. Groups working on interfaces being developed under non-disclosure are unable to compare and discuss anticipated usage.

Pinouts are discussed during connector development and initial definitions assigned to ensure that the connector meets the needs of the interested interfaces.

This specification is a guide to the anticipated pinout usage of the interfaces under development.

4. Connector Usage Models

The connector system defined in SFF-8639 is considered to be an extension of the connector systems defined in SFF-8482 and SFF-8629. The SFF-8639 specification defines a multi-function connector system that may be used to implement specific storage device use cases.

The connector system defines a total of 68 contacts. The receptacle may implement all of the defined contacts while the plug may implement only the contacts required by the use case supported on a particular device. This allows for multiple device types supporting different use cases to be inserted into a common receptacle.

The connector system may be used for use cases not defined in this specification. The following three tables define the signal utilization based on use case. The signal name is given with respect to the receptacle. The signal ground is the electrical reference ground, the mechanical shell is a separate ground.

WARNING: The definitive reference for signals are the using interfaces identified in Sections 2.1. Readers should be aware that the tables below may not be accurate after these interfaces have been completed and distributed for public use.

TABLE 4-1: P SERIES SIGNALS (PLUG)

		SATA	SATA Express	SAS	MultiLink SAS	Quad PCIe	SFF-TA-1001	OCP Kinetic	SNIA Ethernet Drive
P1		Retired	Reserved	P1->P2	P1->P2	WAKE#	WAKE#	Presence Detect	Reserved
P2		Retired	PERST#	P2->P1	P2->P1		Reserved	I2C Clock	Reserved
P3		DVSLP/ Power Disable	CLKREQ#	POWER DISABLE	POWER DISABLE	PWRDIS	PWRDIS	I2C Data	POWER DISABLE
P4		GND	IFDET#	GROUND	GROUND	IfDet#	IfDet#	Ground	Ground
P5	Ground	GND	GND	GROUND	GROUND	Ground	Ground	Ground	Ground
P6	Ground	GND	GND	GROUND	GROUND	Ground	Ground	Ground	Ground
P7	+5V	V5	V5	V5, precharge	V5, precharge			+5V Precharge	+5V Precharge
P8	+5V	V5	V5	V5	V5			+5V	+5V
P9	+5V	V5	V5	V5	V5			+5V	+5V
P10		GND	GND	GROUND	GROUND	PRSNT#	PRSNT#	Ground	Ground
P11		DAS/DSS /DHU		READY LED	READY LED	ACTIVITY#	ACTIVITY#	Vendor Specific	READY LED
P12	Ground	GND	GND	GROUND	GROUND	Ground	Ground	Ground	Ground
P13	+12V	V12	V12	V12, precharge	V12, precharge	+12 V Precharge	+12 V Precharge	+12V Precharge	+12V Precharge
P14	+12V	V12	V12	V12	V12	+12 V	+12 V	+12V	+12V
P15	+12V	V12	V12	V12	V12	+12 V	+12 V	+12V	+12V

TABLE 4-2 S SERIES SIGNALS (PLUG)

		SATA	SATA Express *1 *2	SAS	MultiLink SAS	Quad PCIe *1 *2 *3	SFF-TA-1001 *1 *2 *3	OCF Kinetic	SNIA Ethernet Drive
S1	Ground	GND	GND	GROUND	GROUND	Ground	Ground	Ground	Ground
S2	Rcvr+	A+	PETp0	PR+	RX0+		PETp0	RX0+	RX0+
S3	Rcvr-	A-	PETn0	PR-	RX0-		PETn0	RX0-	RX0-
S4	Ground	GND	GND	GROUND	GROUND	Ground	Ground	Ground	Ground
S5	Xmtr-	B-	PERn0	TP-	TX0-		PERn0	TX0-	TX0-
S6	Xmtr+	B+	PETRO	TP+	TX0+		PERp0	TX0+	TX0+
S7	Ground	GND	GND	GROUND	GROUND	Ground	Ground	Ground	Ground
S8	Ground		GND	GROUND	GROUND	Ground	Ground	Ground	Ground
S9	Rcvr+		PETp1	SR+	RX1+		PETp1	RX1+	RX1+ optional
S10	Rcvr-		PETn1	SR-	RX1-		PETn1	RX1-	RX1- optional
S11	Ground		GND	GROUND	GROUND	Ground	Ground	Ground	Ground
S12	Xmtr-		PERn1	ST+	TX1-		PERn1	TX1-	TX1- optional
S13	Xmtr+		PERp1	ST-	TX1+		PERp1	TX1+	TX1+ optional
S14	Ground		GND	GROUND	GROUND	Ground	Ground	Ground	Ground
S15					Reserved	Reserved	HPT0		
S16	Ground				GROUND	Ground	Ground		
S17	Rcvr+				RX2+	PETp1	PETp2		
S18	Rcvr-				RX2-	PETn1	PETn2		
S19	Ground				GROUND	Ground	Ground		
S20	Xmtr-				TX2-	PERn1	PERn2		
S21	Xmtr+				TX2+	PERp1	PERp2		
S22	Ground				GROUND	Ground	Ground		
S23	Rcvr+				RX3+	PETp2	PETp3		
S24	Rcvr-				RX3-	PETn2	PETn3		
S25	Ground				GROUND	Ground	Ground		
S26	Xmtr-				TX3-	PERn2	PERn3		
S27	Xmtr+				TX3+	PERp2	PERp3		
S28	Ground				GROUND	Ground	Ground		
<p>*1 The PETpx and PETnx pins shall be connected to the PCI Express Receiver differential pair on the SATA Express device or PCIe module. *2 The PERpx and PERnx pins shall be connected to the PCI Express Transmitter differential pair on the SATA Express device or PCIe module. *3 Dual lane (x2) port usage shall use Lane0 & Lane1. Single lane (x1) port usage shall use Lane0.</p>									

Note: PCIe names the signals on the device from the host perspective i.e. for PCIe products, a receiver on the device has a transmitter signal name.

TABLE 4-3 E SERIES SIGNALS (PLUG)

		SATA	SATA Express	SAS	MultiLink SAS	Quad PCIe *1 *2 *3	SFF-TA-1001 *1 *2 *3	OCF Kinetic	SNIA Ethernet Drive
E1						REFCLKB+	REFCLKB+		
E2						REFCLKB-	REFCLKB-		
E3	+3.3V					+3.3 Vaux	+3.3V aux		
E4						CLKREQ#/P ERSTB#	PERSTB#		
E5						PERST#	PERST#		
E6						Reserved	IFDET2#		
E7			REFCLK+			REFCLK+	REFCLK+		
E8			REFCLK-			REFCLK-	REFCLK-		
E9			CLKDET			Ground	Ground		
E10	Rcvr+					PETp0			
E11	Rcvr-					PETn0			
E12	Ground					Ground	Ground		
E13	Xmtr-					PERn0			
E14	Xmtr+					PERp0			
E15	Ground					Ground	Ground		
E16						Reserved	HPT1		
E17	Rcvr+					PETp3			
E18	Rcvr-					PETn3			
E19	Ground					Ground	Ground		
E20	Xmtr-					PERn3			
E21	Xmtr+					PERp3			
E22	Ground					Ground	Ground		
E23						SMBCLK	SMBCLK		
E24						SMBDAT	SMBDAT		
E25						DualPort En#	DualPort En#		
*1 The PETpx and PETnx pins shall be connected to the PCI Express Receiver differential pair on the SATA Express device or PCIe module. *2 The PERpx and PERnx pins shall be connected to the PCI Express Transmitter differential pair on the SATA Express device or PCIe module. *3 Dual lane (x2) port usage shall use Lane0 & Lane1. Single lane (x1) port usage shall use Lane0.									

5. PCIe Dual Port Lane Usage

For PCIe Dual Port mode, both Quad PCIe and SFF-TA-1001 redefine some of the PCIe lanes to explicitly be a second port with the secondary port starting the lane numbering at 0. The below table describes the Port and Lane numbering change when in dual port mode.

TABLE 5-1 PCIE DUAL PORT LANE USAGE

PCIe Lane		SFF-TA-1001 Dual Port S15=0, E25=0	Quad PCIe Dual Port S15=1, E25=0
PortA Lane0		S[2-6]	E[10-14]
PortA Lane1		S[17-21]	S[17-21]
PortA Lane2	PortB Lane0	S[9-13]	S[23-27]
PortA Lane3	PortB Lane1	S[23-27]	E[17-21]

Note: Single lane (x1) port usage shall use Lane0.